DETECTION OF SINGLE INTERMITTENT FAULTS IN SEQUENTIAL-CIRCUITS

被引：0

作者：

SAVIR, J ^{[1
]}

机构：

[1] STANFORD UNIV,CTR RELIABLE COMP,DEPT ELECT ENGN & COMP SCI,DIGITAL SYST LAB,STANFORD,CA 94305

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1980年 / 29卷 / 07期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：673 / 678

页数：6

共 50 条

[31] NEURAL NETWORKS FOR DIGITAL SEQUENTIAL-CIRCUITS
NINOMIYA, H
ASAI, H
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1994, E77A (12) : 2112 - 2115
[32] Test for detection & location of intermittent faults in combinational circuits
Ismaeel, AA
Bhatnagar, R
IEEE TRANSACTIONS ON RELIABILITY, 1997, 46 (02) : 269 - 274
[33] REPRESENTATION OF SEQUENTIAL-CIRCUITS IN COMBINATORY-LOGIC
FITCH, FB
PHILOSOPHY OF SCIENCE, 1958, 25 (04) : 263 - 279
[34] CONSTRUCTION OF SEQUENTIAL-CIRCUITS FOR DIAGNOSTIC WITH A GIVEN ACCURACY
SPERANSKIJ, DV
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1980, (02): : 39 - 45
[35] A PARTIAL SCAN METHOD FOR SEQUENTIAL-CIRCUITS WITH FEEDBACK
CHENG, KT
AGRAWAL, VD
IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (04) : 544 - 548
[36] THE USE OF MODEL CHECKING IN ATPG FOR SEQUENTIAL-CIRCUITS
CAMURATI, P
GILLI, M
PRINETTO, P
REORDA, MS
LECTURE NOTES IN COMPUTER SCIENCE, 1991, 531 : 86 - 95
[37] OPTIMIZED SYNTHESIS TECHNIQUES FOR TESTABLE SEQUENTIAL-CIRCUITS
ESCHERMANN, B
WUNDERLICH, HJ
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (03) : 301 - 312
[38] MODELING SEQUENTIAL-CIRCUITS WITH CELLULAR-AUTOMATA
ALOVISIO, D
CIANCHINI, S
MACII, E
PONCINO, M
INTERNATIONAL JOURNAL OF SYSTEMS SCIENCE, 1995, 26 (07) : 1415 - 1428
[39] RELIABILITY OF RINGWISE TESTING OF LINEAR SEQUENTIAL-CIRCUITS
LATYPOV, RK
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1984, (04): : 89 - 91
[40] ON PERIODICITY OF STATES IN LINEAR MODULAR SEQUENTIAL-CIRCUITS
FRIEDLAND, B
STERN, TE
IRE TRANSACTIONS ON INFORMATION THEORY, 1959, 5 (03): : 136 - 137

← 1 2 3 4 5 →