FLUIDIC DEVICES WITH THRESHOLD LOGIC

被引：0
|
作者：
FLOREA, S [1 ]
DUMITRACHE, I [1 ]
机构：
[1] POLYTECH INST, BUCHAREST, ROMANIA
来源：
AUTOMATICA | 1973年 / 9卷 / 01期
关键词：
D O I：
10.1016/0005-1098(73)90011-3
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：47 / +
页数：1
相关论文
共 50 条
  • [21] FLUIDIC DEVICES IN CONTROL CIRCUITS
    LECHNER, TJ
    [J]. ASHRAE JOURNAL, 1971, 13 (01): : 62 - &
  • [22] One touch fluidic tube connector for micro fluidic devices
    Morishima, K
    Yoshida, Y
    Kitamori, T
    [J]. Micro Total Analysis Systems 2004, Vol 1, 2005, (296): : 171 - 173
  • [23] FLUIDIC LOGIC CONTROLS INCREASE SAFETY
    不详
    [J]. HYDRAULICS & PNEUMATICS, 1973, 26 (12): : 59 - 59
  • [24] FLUIDIC LOGIC FOR A PNEUMATIC STEPPING MOTOR
    GRIFFIN, WS
    COOLEY, WC
    [J]. INSTRUMENTS & CONTROL SYSTEMS, 1969, 42 (06): : 91 - &
  • [25] Logic digital fluidic in miniaturized functional devices: Perspective to the next generation of microfluidic lab-on-chips
    Zhang, Qiongdi
    Zhang, Ming
    Djeghlaf, Lyas
    Bataille, Jeanne
    Gamby, Jean
    Haghiri-Gosnet, Anne-Marie
    Pallandre, Antoine
    [J]. ELECTROPHORESIS, 2017, 38 (07) : 953 - 976
  • [26] Strain-Tunable Microfluidic Devices with Crack and Wrinkle Microvalves for Microsphere Screening and Fluidic Logic Gates
    Liu, Ying
    Cheng, Min
    Huang, Jielong
    Liu, Yangchengyi
    Chen, Yao
    Xiao, Yang
    Chen, Shangda
    Ouyang, Xiaoping
    Cheng, Huanyu
    Wang, Xiufeng
    [J]. ACS APPLIED MATERIALS & INTERFACES, 2021, 13 (31) : 36849 - 36858
  • [27] Integration of Threshold Logic Gates with RRAM devices for Energy Efficient and Robust Operation
    Yang, Jinghua
    Kulkarni, Niranjan
    Yu, Shimeng
    Vrudhula, Sarma
    [J]. 2014 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2014, : 39 - 44
  • [28] THRESHOLD LOGIC
    HAMPEL, D
    WINDER, RO
    [J]. IEEE SPECTRUM, 1971, 8 (05) : 32 - &
  • [29] THRESHOLD LOGIC
    MARTIN, CA
    [J]. MACHINE DESIGN, 1973, 45 (02) : 102 - 105
  • [30] Threshold logic circuit design of parallel adders using resonant tunneling devices
    Pacha, C
    Auer, U
    Burwick, C
    Glösekötter, P
    Brennemann, A
    Prost, W
    Tegude, FJ
    Goser, KF
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (05) : 558 - 572
12345