A Study on Computational Time Reduction of Road Obstacle Detection by Parallel Image Processor

被引:8
|
作者
Okamoto, Yutaro [1 ]
Premachandra, Chinthaka [1 ]
Kato, Kiyotaka [1 ]
机构
[1] Tokyo Univ Sci, Grad Sch Engn, Dept Elect Engn, Katsushika Ku, 6-3-1 Niijuku, Tokyo 1258585, Japan
关键词
computational time reduction; obstacle detection; parallel image processor; image sample variance; discriminant analysis;
D O I
10.20965/jaciii.2014.p0849
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Automatic road obstacle detection is one of the significant problem in Intelligent Transport Systems (ITS). Many studies have been conducted for this interesting problem by using on-vehicle cameras. However, those methods still needs a dozens of milliseconds for image processing. To develop the quick obstacle avoidance devices for vehicles, further computational time reduction is expected. Furthermore, regarding the applications, compact hardware is also expected for implementation. Thus, we study on computational time reduction of the road obstacle detection by using a small-type parallel image processor. Here, computational time is reduced by developing an obstacle detection algorithm which is appropriated to parallel processing concept of that hardware. According to the experimental evaluation of the new proposal, we could limit computational time for eleven milliseconds with a good obstacle detection performance.
引用
收藏
页码:849 / 855
页数:7
相关论文
共 50 条
  • [1] COMPUTATIONAL COST OF IMAGE REGISTRATION WITH A PARALLEL BINARY ARRAY PROCESSOR
    REEVES, AP
    ROSTAMPOUR, A
    IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 1982, 4 (04) : 449 - 455
  • [2] Real time image segmentation using FPGA and parallel processor
    Miteran, J
    Bailly, R
    Gorria, P
    1996 IEEE TENCON - DIGITAL SIGNAL PROCESSING APPLICATIONS PROCEEDINGS, VOLS 1 AND 2, 1996, : 233 - 236
  • [3] A parallel image processor chip for real-time applications
    Ong, S
    Ryu, S
    Sunwoo, MH
    Lee, S
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 356 - 359
  • [4] Real-time Obstacle Detection by Road Plane Segmentation
    Santhanam, S.
    Balisavira, V.
    Pandey, V. K.
    2013 IEEE 9TH INTERNATIONAL COLLOQUIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS (CSPA), 2013, : 151 - 154
  • [5] Real time obstacle detection using alpha parallel systems
    Liu, LY
    Xie, M
    1996 IEEE SECOND INTERNATIONAL CONFERENCE ON ALGORITHMS & ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP'96, PROCEEDINGS OF, 1996, : 530 - 537
  • [6] A Scalable Massively Parallel Processor for Real-Time Image Processing
    Kurafuji, Takashi
    Haraguchi, Masaru
    Nakajima, Masami
    Nishijima, Tetsu
    Tanizaki, Tetsushi
    Yamasaki, Hiroyuki
    Sugimura, Takeaki
    Imai, Yuta
    Ishizaki, Masakatsu
    Kumaki, Takeshi
    Murata, Kan
    Yoshida, Kanako
    Shimomura, Eisuke
    Noda, Hideyuki
    Okuno, Yoshihiro
    Kamijo, Shunsuke
    Koide, Tetsushi
    Mattausch, Hans Juergen
    Arimoto, Kazutami
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (10) : 2363 - 2373
  • [7] Obstacle Detection Using Virtual Disparity Image for Non-Flat Road
    Suganuma, N.
    Shimoyama, M.
    Fujiwara, N.
    2008 IEEE INTELLIGENT VEHICLES SYMPOSIUM, VOLS 1-3, 2008, : 704 - 709
  • [8] Study of image compression of JPEG based on parallel DSP processor
    Liu, Jie
    Kan, Kejun
    Li, Zheng
    Jisuanji Gongcheng/Computer Engineering, 2000, 26 (11): : 50 - 51
  • [9] A pilot study of road lighting, cycle lighting and obstacle detection
    Fotios, S.
    Qasem, H.
    Cheal, C.
    Uttley, J.
    LIGHTING RESEARCH & TECHNOLOGY, 2017, 49 (05) : 586 - 602
  • [10] Real-time obstacle detection on a massively parallel linear architecture
    Bertozzi, M
    Broggi, A
    Fascioli, A
    ICA(3)PP 97 - 1997 3RD INTERNATIONAL CONFERENCE ON ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, 1997, : 535 - 542