SINGLE-PRECISION MULTIPLIER WITH REDUCED CIRCUIT COMPLEXITY FOR SIGNAL-PROCESSING APPLICATIONS

被引:67
|
作者
LIM, YC
机构
[1] Electrical Engineering Department, National University of Singapore
关键词
REDUCED COMPLEXITY MULTIPLIER; SIGNAL PROCESSING VLSI; SINGLE-PRECISION ARITHMETIC;
D O I
10.1109/12.166611
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
When two numbers are multiplied, a double-wordlength product is produced. In applications where only the single-precision product is required, the double-wordlength result is rounded to single-precision. Hence, in single-precision applications, it is not necessary to compute the least significant part of the product exactly. Instead, it is only necessary to estimate the carries generated in the computation of the least significant part that will ripple into the most significant part of the product. This will produce single-precision multiplier with significantly reduced circuit complexity. In this paper, we present three novel methods for realizing this class of reduced complexity single-precision multipliers. Their performances are also analyzed.
引用
收藏
页码:1333 / 1336
页数:4
相关论文
共 50 条
  • [31] A NEW METHOD OF SIGNAL DESCRIPTION AND ITS APPLICATIONS TO SIGNAL-PROCESSING
    ZAYEZDNY, A
    DRUCKMANN, I
    SIGNAL PROCESSING, 1991, 22 (02) : 153 - 178
  • [32] A SINGLE MODULUS COMPLEX ALU FOR SIGNAL-PROCESSING
    TAYLOR, FJ
    IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1985, 33 (05): : 1302 - 1315
  • [33] SIGNAL-PROCESSING FOR SINGLE TOOTH MILLING MONITORING
    BRAUN, S
    ROTBERG, J
    LENZ, E
    MECHANICAL SYSTEMS AND SIGNAL PROCESSING, 1987, 1 (02) : 185 - 196
  • [34] An Area-Efficient Iterative Single-Precision Floating-Point Multiplier Architecture for FPGA
    Kim, Sunwoong
    Rutenbar, Rob A.
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 87 - 92
  • [35] FAST QUASI DOUBLE-PRECISION METHOD WITH SINGLE-PRECISION HARDWARE TO ACCELERATE SCIENTIFIC APPLICATIONS
    Narumi, Tetsu
    Hamada, Tsuyoshi
    Nitadori, Keigo
    Sakamaki, Ryuji
    Yasuoka, Kenji
    INTERNATIONAL JOURNAL OF COMPUTATIONAL METHODS, 2011, 8 (03) : 561 - 581
  • [36] DIGITAL SIGNAL-PROCESSING FOR PRECISION WIDE-SWATH BATHYMETRY
    MORGERA, SD
    SANKAR, R
    IEEE JOURNAL OF OCEANIC ENGINEERING, 1984, 9 (02) : 73 - 84
  • [37] DIGITAL SIGNAL-PROCESSING LSI FOR HOME VTR SERVO CIRCUIT
    TAMURA, M
    TANAKA, S
    MAWATARI, M
    NAGAE, A
    ITOO, H
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1979, 25 (04) : 429 - 439
  • [38] Integrated ISFET-sensorarray with a CMOS signal-processing circuit
    Mueller, Eckart
    Koch, S.
    Woias, P.
    International Conference of Micro Electro, Opto, Mechanic Systems and Components, 1990,
  • [39] A SUBSCRIBER LINE AUDIO-PROCESSING CIRCUIT USING DIGITAL SIGNAL-PROCESSING
    APFEL, RJ
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1982, 6 (03): : 238 - 238
  • [40] RADIO-FREQUENCY SIGNAL-PROCESSING WITH A MONOLITHIC 4-QUADRANT MULTIPLIER
    KASAL, M
    HRUBY, I
    MUSTARELLI, P
    SCOTTI, S
    REVIEW OF SCIENTIFIC INSTRUMENTS, 1991, 62 (11): : 2810 - 2815