共 50 条
- [1] Comments on "Minimum number of adders for implementing a multiplier and its application to the design of multiplierless digital filters" [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (02): : 242 - 243
- [3] IMPROVED DESIGN PROCEDURE FOR MULTIPLIERLESS FIR DIGITAL-FILTERS [J]. ELECTRONICS LETTERS, 1991, 27 (13) : 1142 - 1144
- [4] MINIMUM DENOMINATOR-MULTIPLIER PIPELINED RECURSIVE DIGITAL-FILTERS [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (10): : 666 - 672
- [5] DESIGN OF MINIMUM PHASE FIR DIGITAL-FILTERS [J]. IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1988, 135 (06): : 258 - 264
- [6] USE OF MINIMUM-ADDER MULTIPLIER BLOCKS IN FIR DIGITAL-FILTERS [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (09): : 569 - 577
- [7] A NEW CLASS OF NONLINEAR PHASE FIR DIGITAL-FILTERS AND ITS APPLICATION TO EFFICIENT DESIGN OF MULTIRATE DIGITAL-FILTERS [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1985, 32 (09): : 944 - 948