MINIMUM NUMBER OF ADDERS FOR IMPLEMENTING A MULTIPLIER AND ITS APPLICATION TO THE DESIGN OF MULTIPLIERLESS DIGITAL-FILTERS

被引:28
|
作者
LI, DN
机构
[1] Systems Technology Pte. Ltd.
关键词
D O I
10.1109/82.401168
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a method to find the minimum number of adders for implementing a multiplier of a given multiplicand and the corresponding structure to realize it. In comparison with the widely used structure based on the canonic signed digit (CSD) expression of multiplicands, the number of adders required by using our structure is not more than that of the CSD structure for any multiplicand. The contiguous range of integer multiplicands whose corresponding multiplications can be implemented by no more than a given number of adders increases exponentially with the increase of the number of adders allowed, It is shown that the ratio of the largest contiguous integer range of our structure to that of the CSD structure is equal to 10.76 and 64.43, respectively, for using no more than 4 and 5 adders. Our method for replacing multipliers with shifters and adders is applied to the design of multiplierless digital filters. Experimental results show that the normalized peak ripples of the filters designed by our method is decreased by up to 4.2 dB over those obtained by the corresponding design method based on the CSD expression of filter coefficients.
引用
收藏
页码:453 / 460
页数:8
相关论文
共 50 条
  • [1] Comments on "Minimum number of adders for implementing a multiplier and its application to the design of multiplierless digital filters"
    Dempster, AG
    Macleod, MD
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (02): : 242 - 243
  • [2] Design of Optimal Multiplierless FIR Filters With Minimal Number of Adders
    Kumm, Martin
    Volkova, Anastasia
    Filip, Silviu-Ioan
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (02) : 658 - 671
  • [3] IMPROVED DESIGN PROCEDURE FOR MULTIPLIERLESS FIR DIGITAL-FILTERS
    SHAFFEU, H
    JONES, MM
    GRIFFITHS, HD
    TAYLOR, JT
    [J]. ELECTRONICS LETTERS, 1991, 27 (13) : 1142 - 1144
  • [4] MINIMUM DENOMINATOR-MULTIPLIER PIPELINED RECURSIVE DIGITAL-FILTERS
    SODERSTRAND, MA
    DELASERNA, AE
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (10): : 666 - 672
  • [5] DESIGN OF MINIMUM PHASE FIR DIGITAL-FILTERS
    CHIT, NN
    MASON, JS
    [J]. IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1988, 135 (06): : 258 - 264
  • [6] USE OF MINIMUM-ADDER MULTIPLIER BLOCKS IN FIR DIGITAL-FILTERS
    DEMPSTER, AG
    MACLEOD, MD
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (09): : 569 - 577
  • [7] A NEW CLASS OF NONLINEAR PHASE FIR DIGITAL-FILTERS AND ITS APPLICATION TO EFFICIENT DESIGN OF MULTIRATE DIGITAL-FILTERS
    LIANG, JK
    DEFIGUEIREDO, RJP
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1985, 32 (09): : 944 - 948
  • [8] BLASCHKE PRODUCT INTERPOLATION AND ITS APPLICATION TO THE DESIGN OF DIGITAL-FILTERS
    JONES, WB
    RUSCHEWEYH, S
    [J]. CONSTRUCTIVE APPROXIMATION, 1987, 3 (04) : 405 - 409
  • [9] DESIGN OF MULTIPLIERLESS FIR DIGITAL-FILTERS WITH 2 TO THE N TH POWER COEFFICIENTS
    MIRON, A
    KOO, D
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1987, 33 (03) : 109 - 114
  • [10] Hardware-Aware Design of Multiplierless Second-Order IIR Filters With Minimum Adders
    Garcia, Remi
    Volkova, Anastasia
    Kumm, Martin
    Goldsztejn, Alexandre
    Kuehle, Jonas
    [J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2022, 70 : 1673 - 1686