MATHEMATICAL LOWER BOUNDS AND LOGIC CIRCUIT DESIGNER

被引:0
|
作者
FARBER, AS
SCHLIG, ES
机构
关键词
D O I
10.1109/TC.1970.5008905
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:80 / &
相关论文
共 50 条
  • [1] On Uniformity and Circuit Lower Bounds
    Rahul Santhanam
    Ryan Williams
    [J]. computational complexity, 2014, 23 : 177 - 205
  • [2] On Uniformity and Circuit Lower Bounds
    Santhanam, Rahul
    Williams, Ryan
    [J]. COMPUTATIONAL COMPLEXITY, 2014, 23 (02) : 177 - 205
  • [3] Lower complexity bounds in justification logic
    Buss, Samuel R.
    Kuznets, Roman
    [J]. ANNALS OF PURE AND APPLIED LOGIC, 2012, 163 (07) : 888 - 905
  • [4] Circuit lower bounds and linear codes
    Paturi R.
    Pudlák P.
    [J]. Journal of Mathematical Sciences, 2006, 134 (5) : 2425 - 2434
  • [5] CIRCUIT LOWER BOUNDS A LA KOLMOGOROV
    FORTNOW, L
    LAPLANTE, S
    [J]. INFORMATION AND COMPUTATION, 1995, 123 (01) : 121 - 126
  • [6] LOCALITY FROM CIRCUIT LOWER BOUNDS
    Anderson, Matthew
    van Melkebeek, Dieter
    Schweikardt, Nicole
    Segoufin, Luc
    [J]. SIAM JOURNAL ON COMPUTING, 2012, 41 (06) : 1481 - 1523
  • [7] Circuit lower bounds in bounded arithmetics
    Pich, Jan
    [J]. ANNALS OF PURE AND APPLIED LOGIC, 2015, 166 (01) : 29 - 45
  • [8] Nonuniform ACC Circuit Lower Bounds
    Williams, Ryan
    [J]. JOURNAL OF THE ACM, 2014, 61 (01)
  • [9] Lower Bounds for Data Structures with Space Close to Maximum Imply Circuit Lower Bounds
    Viola, Emanuele
    [J]. THEORY OF COMPUTING, 2019, 15
  • [10] NMLSim: a Nanomagnetic Logic (NML) circuit designer and simulation tool
    Soares, Thiago R. B. S.
    Nizer Rahmeier, Joao G.
    de Lima, Vitor C.
    Lascasas, Lucas
    Costa Melo, Luiz G.
    Vilela Neto, Omar P.
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2018, 17 (03) : 1370 - 1381