共 50 条
- [1] One-pass Assembler Design for a Low-end Reconfigurable RISC Processor [J]. 2014 1ST INTERNATIONAL SYMPOSIUM ON TECHNOLOGY MANAGEMENT AND EMERGING TECHNOLOGIES (ISTMET 2014), 2014, : 492 - 496
- [2] Use of low-end single board computer clusters to prototype cluster administration and benchmarking [J]. PRACTICE AND EXPERIENCE IN ADVANCED RESEARCH COMPUTING 2024, PEARC 2024, 2024,
- [3] ARRAY PROCESSOR SHRINKS TO FILL LOW-END GAP [J]. ELECTRONIC PRODUCTS MAGAZINE, 1985, 27 (21): : 69 - 73
- [5] Advanced compiler optimization for CalmRISC8 low-end embedded processor [J]. COMPILER CONSTRUCTION, PROCEEDINGS, 2000, 1781 : 173 - 188
- [7] An open-source and GUI-capable RISC-V computer system on a low-end FPGA board [J]. 2023 IEEE 16TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP, MCSOC, 2023, : 23 - 30
- [8] High-speed ATM networking on low-end computer systems [J]. CONFERENCE PROCEEDINGS OF THE 1996 IEEE FIFTEENTH ANNUAL INTERNATIONAL PHOENIX CONFERENCE ON COMPUTERS AND COMMUNICATIONS, 1996, : 336 - 343
- [9] Low-end embedded devices access Jini network design [J]. 2008 INTERNATIONAL CONFERENCE ON ADVANCED COMPUTER THEORY AND ENGINEERING, 2008, : 1057 - 1061