ANALYSIS OF FAULT TOLERANCE OF RECONFIGURABLE ARRAYS USING SPARE PROCESSORS

被引:0
|
作者
SUGIHARA, K
KIKUNO, T
机构
关键词
FAULT-TOLERANT COMPUTING; OPTIMUM FAULT TOLERANCE; PROCESSOR ARRAYS; RECONFIGURABLE ARRAYS; RECONFIGURATION;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper addresses fault tolerance of a processor array that is reconfigurable by replacing faulty processors with spare processors. The fault tolerance of such a reconfigurable array depends on not only an algorithm for spare processor assignment but also the following factor of an organization of spare processors in the reconfigurable array: the number of spare processors; the number of processors that can be replaced by each spare processor; and how spare processors are connected with processors. We discuss a relationship between fault tolerance of reconfigurable arrays and their organizations of spare processors in terms of the smallest size of fatal sets and the reliability function. The smallest size of fatal sets is the smallest number of faulty processors for which the reconfigurable array cannot be failure-free as a processor array system no matter what reconfiguration is used. The reliability function is a function of time t whose value is the probability that the reconfigurable array is failure-free as a processor array system by time t when the best possible reconfiguration is used. First, we show that the larger smallest size of fatal sets a reconfigurable array has, the larger reliability function it has by some time. It suggests that it is important to maximize the smallest size of fatal sets in orer to improve the reliability function as well. Second, we present the best possible smallest size of fatal sets for n X n reconfigurable arrays using 2n spare processor each of which is connected with n processors. Third, we show that the n X n reconfigurable array previously presented in a literature achieves the best smallest size of fatal sets. That is, it is optimum with respect to the smallest size of fatal sets. Fourth, we present an upper bound of the reliability function of the optimum n X n reconfigurable array using 2n spare processors.
引用
收藏
页码:315 / 324
页数:10
相关论文
共 50 条
  • [1] Configurable spare processors: A new approach to system level fault-tolerance
    Kim, K
    Karri, R
    Potkonjak, M
    1996 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1996, : 295 - 303
  • [2] EFFICIENT SPARE ALLOCATION FOR RECONFIGURABLE ARRAYS
    KUO, SY
    FUCHS, WK
    IEEE DESIGN & TEST OF COMPUTERS, 1987, 4 (01): : 24 - 31
  • [3] Sliding algorithm for reconfigurable arrays of processors
    Dowding, Natalia
    Tyrrell, Andy M.
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, PROCEEDINGS, 2007, 4684 : 198 - +
  • [4] Permanent and Transient Fault Tolerance for Reconfigurable Nano-Crossbar Arrays
    Tunali, Onur
    Altun, Mustafa
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (05) : 747 - 760
  • [5] Fault Tolerance on Multicore Processors using Deterministic Multithreading
    Mushtaq, Hamid
    Al-Ars, Zaid
    Bertels, Koen
    2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
  • [6] Tolerance analysis of reconfigurable monopulse linear antenna arrays using Interval Arithmetic
    Anselmi, Nicola
    Manica, Luca
    Rocca, Paolo
    Massa, A.
    2014 8TH EUROPEAN CONFERENCE ON ANTENNAS AND PROPAGATION (EUCAP), 2014, : 1509 - 1512
  • [7] On the search for effective spare arrangement of reconfigurable processor arrays using genetic algorithm
    Shigei, N
    Miyajima, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1998, E81A (09) : 1898 - 1901
  • [8] A Survey of Fault-Tolerance Algorithms for Reconfigurable Nano-Crossbar Arrays
    Tunali, Onur
    Altun, Mustafa
    ACM COMPUTING SURVEYS, 2018, 50 (06)
  • [9] Software fault tolerance using dynamically reconfigurable FPGAs
    Kwiat, KA
    Debany, WH
    Hariri, S
    SIXTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1996, : 39 - 42
  • [10] Fault - Tolerance of Reconfigurable Logic in Memory Using AGT
    Subashini, C.
    Mohanapriya, T.
    Rajaram, Uma
    2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,