共 50 条
- [2] Preprocessing Speed-Up Techniques Is Hard [J]. ALGORITHMS AND COMPLEXITY, PROCEEDINGS, 2010, 6078 : 359 - 370
- [3] Speed-Up Techniques for Negation in Grounding [J]. LOGIC FOR PROGRAMMING, ARTIFICIAL INTELLIGENCE, AND REASONING (LPAR-16), 2010, 6355 : 13 - 26
- [4] Reconfigurable Architecture to Speed-up Modular Exponentiation [J]. 2019 IEEE 53RD INTERNATIONAL CARNAHAN CONFERENCE ON SECURITY TECHNOLOGY (ICCST 2019), 2019,
- [5] A VIDEO ENCODING SPEED-UP ARCHITECTURE FOR CLOUD GAMING [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO WORKSHOPS (ICMEW), 2014,
- [6] A very-high-speed ATM switch architecture using internal speed-up technique [J]. NTT REVIEW, 1997, 9 (02): : 20 - 27
- [8] Speed-up techniques for shortest-path computations [J]. STACS 2007, PROCEEDINGS, 2007, 4393 : 23 - +
- [9] RF Synthesizers: PLL switching speed and speed-up techniques - A short review [J]. 2001 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2001, : 693 - 696