THE IMAGE CHIP FOR HIGH-PERFORMANCE 3D RENDERING

被引：3
|
作者：
DUNNETT, GJ [1 ]
WHITE, M [1 ]
LISTER, PF [1 ]
GRIMSDALE, RL [1 ]
GLEMOT, F [1 ]
机构：
[1] UNIV SUSSEX,COMP GRAPH RES GRP,BRIGHTON BN1 9QT,ENGLAND
来源：
IEEE COMPUTER GRAPHICS AND APPLICATIONS | 1992年 / 12卷 / 06期
关键词：
D O I：
10.1109/38.163624
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
[No abstract available]
引用
收藏
页码：41 / 52
页数：12
相关论文
共 50 条
  • [1] High-performance adaptive texture streaming and rendering of large 3D cities
    Alex Zhang
    Kan Chen
    Henry Johan
    Marius Erdt
    The Visual Computer, 2022, 38 : 1245 - 1262
  • [2] Multi-Resolution 3D Rendering for High-Performance Web AR
    Boutsi, Argyro-Maria
    Ioannidis, Charalabos
    Verykokou, Styliani
    SENSORS, 2023, 23 (15)
  • [3] High-performance adaptive texture streaming and rendering of large 3D cities
    Zhang, Alex
    Chen, Kan
    Johan, Henry
    Erdt, Marius
    VISUAL COMPUTER, 2022, 38 (04): : 1245 - 1262
  • [4] BSANet: High-Performance 3D Medical Image Segmentation
    Huang, Qi
    Su, Jun
    Przystupa, Krzysztof
    Kochan, Orest
    IEEE ACCESS, 2023, 11 : 79213 - 79223
  • [5] High-performance vertical interconnection for high density 3D chip stacking package
    Umemoto, M
    Tanida, K
    Nemoto, Y
    Hoshino, M
    Kojima, K
    Shirai, Y
    Takahashi, K
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 616 - +
  • [6] Chip-Based Hetero-Integration Technology for High-Performance 3D Stacked Image Sensor
    Ohara, Yuki
    Lee, Kang Wook
    Kiyoyama, Koji
    Konno, Shigehide
    Sato, Yutaka
    Watanabe, Shuichi
    Yabata, Atsushi
    Kobayashi, Harufumi
    Kamada, Tadashi
    Bea, Jichel
    Murugesan, Mariappan
    Hashimoto, Hiroyuki
    Fukushima, Takafumi
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    2012 2ND IEEE CPMT SYMPOSIUM JAPAN, 2012,
  • [7] SCALABLE PACKAGING PLATFORM SUPPORTING HIGH-PERFORMANCE 3D CHIP STACKS
    Brunschwiler, Thomas
    Schlottig, Gerd
    Sridhar, Arvind
    La Porta, Antonio
    Ozsun, Ozgur
    Zurcher, Jonas
    Strassle, Rahel
    Del Carro, Luca
    Bezerra, Pedro A. M.
    2017 PAN PACIFIC MICROELECTRONICS SYMPOSIUM (PAN PACIFIC), 2017,
  • [8] High-performance processor design based on 3D on-chip cache
    Yi, Lei
    Shan, Guangbao
    Liu, Song
    Xie, Chengmin
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 47 : 486 - 490
  • [9] LETI DEVELOPS 3D NETWORK-ON-CHIP TO IMPROVE HIGH-PERFORMANCE COMPUTING
    不详
    ELECTRONICS WORLD, 2016, 122 (1966): : 6 - 6
  • [10] High-performance 3D median filter architecture for medical image despeckling
    Jiang, M.
    Crookes, D.
    ELECTRONICS LETTERS, 2006, 42 (24) : 1379 - 1381
12345