REDUNDANCY OF DIGITAL CIRCUITS IN MICROCOMPUTERS

被引：0
|
作者：
ASATIANI, GG
CHACHANIDZE, VG
机构：
来源：
AUTOMATION AND REMOTE CONTROL | 1981年 / 42卷 / 01期
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：125 / 134
页数：10
相关论文
共 50 条
  • [1] Improvements of SEU Tolerance by Spatial Redundancy in Digital Circuits
    Grecki, Mariusz
    Jablonski, Grzegorz
    Makowski, Dariusz
    MIXDES 2009: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, : 123 - +
  • [2] INDIRECT TESTING OF DIGITAL-CORRECTION CIRCUITS IN ANALOG-TO-DIGITAL CONVERTERS WITH REDUNDANCY
    LEWIS, SH
    RAMACHANDRAN, R
    SNELGROVE, WM
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (07): : 437 - 445
  • [3] MICROCOMPUTERS AS DIGITAL ELECTRONICS
    SPENCER, CD
    SELIGMANN, PF
    AMERICAN JOURNAL OF PHYSICS, 1986, 54 (05) : 411 - 415
  • [4] The Biological Property of Synthetic Evolved Digital Circuits with ESD Immunity - Redundancy or Degeneracy?
    Man, Menghua
    Liu, Shanghe
    Chang, Xiaolong
    Lu, Mai
    JOURNAL OF BIONIC ENGINEERING, 2013, 10 (03) : 396 - 403
  • [5] The Biological Property of Synthetic Evolved Digital Circuits with ESD Immunity - Redundancy or Degeneracy?
    Menghua Man
    Shanghe Liu
    Xiaolong Chang
    Mai Lu
    Journal of Bionic Engineering, 2013, 10 : 396 - 403
  • [6] DIGITAL REDUNDANCY
    ELLIS, R
    ELECTRONICS WORLD & WIRELESS WORLD, 1992, (1678): : 760 - 760
  • [7] Design of highly parallel linear digital circuits based on symbol-level redundancy
    Nakajima, M
    Kameyama, M
    1996 26TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1996, : 104 - 109
  • [8] Automated Design Flow for Applying Triple Modular Redundancy (TMR) in Complex Digital Circuits
    Contreras Benites, Luis Alberto
    Kastensmidt, Fernanda Lima
    2018 IEEE 19TH LATIN-AMERICAN TEST SYMPOSIUM (LATS), 2018,
  • [9] Low power modular redundancy: a power efficient fault tolerant approach for digital circuits
    Ansari, Mohammad Saeed
    Mahani, Ali
    Mohammadi, Karim
    COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2016, 35 (03) : 1098 - 1106
  • [10] Verilog HDL Methodology for Redundancy in Digital Circuits Targeting FPGA Technology For Highly Reliable Applications
    Radu, M. E.
    Dabacan, M. A.
    PROCEEDINGS OF 2010 IEEE INTERNATIONAL CONFERENCE ON AUTOMATION, QUALITY AND TESTING, ROBOTICS (AQTR 2010), VOLS. 1-3, 2010,
12345