A PC/XT INTEGRATION CHIP ON A SINGLE 10K GATE ARRAY

被引：0
|
作者：
LEE, K
CHI, C
LAN, R
机构：
来源：
VLSI SYSTEMS DESIGN | 1987年 / 8卷 / 07期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：28 / &
相关论文
共 50 条
  • [1] Development of 10kΩ Quantum Hall Array Resistor
    Zhong Qing
    Wang Xueshen
    Li Jinjin
    Lu Yunfeng
    Li Zhengkun
    Fu Kai
    2016 CONFERENCE ON PRECISION ELECTROMAGNETIC MEASUREMENTS (CPEM 2016), 2016,
  • [2] A 20K GAAS ARRAY WITH 10K OF EMBEDDED SRAM
    HINDS, RS
    CANAGA, SR
    LEE, GM
    CHOUDHURY, AK
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (03) : 245 - 256
  • [3] FLEX 10K - AN EMBEDDED ARRAY PROGRAMMABLE LOGIC DEVICE
    LYTLE, C
    ELECTRONIC ENGINEERING, 1995, 67 (822): : 59 - &
  • [4] ALOHOMORA:: a tool for linkage analysis using 10K SNP array data
    Rüschendorf, F
    Nürnberg, P
    BIOINFORMATICS, 2005, 21 (09) : 2123 - 2125
  • [5] ROIC Design for a 10k Pixel Photoresistive Image Sensor with On-Chip Calibration
    Ozmen, Cagatay
    Dirican, Aydin
    Hieu Nguyen
    Margala, Martin
    2017 FIRST NEW GENERATION OF CAS (NGCAS), 2017, : 105 - 108
  • [6] A 10K-GATE CMOS GATE ARRAY BASED ON A GATE ISOLATION STRUCTURE
    SAKASHITA, K
    UEDA, M
    ARAKAWA, T
    ASAI, S
    FUJIMURA, T
    OHKURA, I
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (01) : 413 - 417
  • [7] A 10K-GATE CMOS GATE ARRAY BASED ON A GATE ISOLATION STRUCTURE
    SAKASHITA, K
    UEDA, M
    ARAKAWA, T
    ASAI, S
    FUJIMURA, T
    OHKURA, I
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) : 493 - 497
  • [8] A RADIATION-HARDENED 10K-GATE CMOS GATE ARRAY
    HATANO, H
    YOSHII, I
    SHIBUYA, M
    TAKATUKA, S
    SHINOHARA, T
    NOGUCHI, T
    YAMAMOTO, K
    FUJI, H
    ABE, R
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1989, 36 (06) : 2435 - 2438
  • [9] Demonstration of 10k gate-scale adiabatic-quantum-flux-parametron circuits
    Narama, Tatsuya
    Yamanashi, Yuki
    Yoshikawa, Nobuyuki
    Takeuchi, Naoki
    Ortlepp, Thomas
    2015 15TH INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2015,
  • [10] A FAST 20K GATE ARRAY WITH ON-CHIP TEST SYSTEM
    LAKE, R
    VLSI SYSTEMS DESIGN, 1986, 7 (06): : 46 - &
12345