共 50 条
- [1] Hardware implementation of RAM neural networks [J]. PATTERN RECOGNITION LETTERS, 1996, 17 (04) : 421 - 429
- [2] A reconfigurable approach to hardware implementation of neural networks [J]. CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 1861 - 1864
- [3] A Nonuniform Quantizer for Hardware Implementation of Neural Networks [J]. 2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2017,
- [4] Smart Hardware Implementation of Spiking Neural Networks [J]. ADVANCES IN COMPUTATIONAL INTELLIGENCE, IWANN 2017, PT I, 2017, 10305 : 560 - 568
- [5] Efficient Hardware Implementation of Threshold Neural Networks [J]. 2012 IEEE 10TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2012, : 1 - 4
- [7] Logarithmic Multiplier in Hardware Implementation of Neural Networks [J]. ADAPTIVE AND NATURAL COMPUTING ALGORITHMS, PT I, 2011, 6593 : 158 - 168
- [10] Fault tolerance in neural networks: neural design and hardware implementation [J]. 2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2017,