DESIGN OF PHASE-LOCKED LOOP WITH TIME DELAY

被引:0
|
作者
KURAMOTO, M
HIRADE, K
机构
来源
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:796 / &
相关论文
共 50 条
  • [1] ANALYSIS OF PHASE-LOCKED LOOP ACQUISITION WITH DELAY TIME
    DAIKOKU, K
    [J]. REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1975, 23 (7-8): : 976 - 983
  • [2] ANALYSIS OF PHASE-LOCKED LOOP ACQUISITION WITH DELAY TIME
    DAIKOKU, K
    [J]. ELECTRONICS & COMMUNICATIONS IN JAPAN, 1974, 57 (12): : 25 - 33
  • [3] OPTIMIZATION OF PHASE-LOCKED LOOP WITH VARIABLE TIME-DELAY
    BRUNK, M
    [J]. NACHRICHTENTECHNISCHE ZEITSCHRIFT, 1973, 26 (11): : 508 - 513
  • [4] Analytical and numerical investigations of the phase-locked loop with time delay
    Schanz, M
    Pelster, A
    [J]. PHYSICAL REVIEW E, 2003, 67 (05):
  • [5] DELAY, LINEWIDTH AND BANDWIDTH LIMITATIONS IN OPTICAL PHASE-LOCKED LOOP DESIGN
    RAMOS, RT
    SEEDS, AJ
    [J]. ELECTRONICS LETTERS, 1990, 26 (06) : 389 - 391
  • [6] PHASE NOISE ANALYSIS OF AN IMPROVED DISCRETE-TIME PHASE-LOCKED LOOP WITH LOOP DELAY
    Wen Shulin
    Li Shuqiu
    Li Zigao
    Tian Teng
    [J]. PROCEEDINGS OF THE 22ND INTERNATIONAL CONGRESS ON SOUND AND VIBRATION: MAJOR CHALLENGES IN ACOUSTICS, NOISE AND VIBRATION RESEARCH, 2015, 2015,
  • [7] Wiener's analysis of the discrete-time phase-locked loop with loop delay
    Spalvieri, Arnaldo
    Magarini, Maurizio
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (06) : 596 - 600
  • [8] DELAY REDUCTION TECHNIQUES IN PHASE-LOCKED LOOP AMPLIFIERS
    WARD, CJ
    [J]. ELECTRONICS LETTERS, 1981, 17 (07) : 253 - 255
  • [9] A design method for digital phase-locked loop
    Ru Jiyuan
    Liu Yujia
    Xue Wei
    [J]. PROCEEDINGS OF THE 2015 4TH NATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING ( NCEECE 2015), 2016, 47 : 1471 - 1475
  • [10] Design of loop filter in phase-locked loops
    Mirabbasi, S
    Martin, K
    [J]. ELECTRONICS LETTERS, 1999, 35 (21) : 1801 - 1802