TIMING ANALYZERS KEEP PACE WITH HIGH-SPEED LOGIC

被引：0

作者：

EVERETT, C

机构：

来源：

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：118 / &

共 50 条

[1] Logic analyzers employ speed and channels to keep pace with fast technologies
Desposito, J
[J]. ELECTRONIC DESIGN, 2001, 49 (05) : 87 - +
[2] High-speed DRAMs keep pace with high-speed systems
Hampel, C
[J]. EDN, 1997, 42 (03) : 141 - &
[3] High-speed dispensers keep pace with assembly
[J]. Assembly, 2008, 51 (07):
[4] HIGH-SPEED PALS KEEP PACE WITH TODAYS PROCESSORS
TUCK, B
[J]. COMPUTER DESIGN, 1990, 29 (19): : 75 - &
[5] Logic analyzers strive to flag flaws in high-speed digital designs
Desposito, J
[J]. ELECTRONIC DESIGN, 1999, 47 (25) : 63 - +
[6] Extrusion: Cast & blown film - Winding systems keep pace with high-speed lines
Gabriele, MC
[J]. MODERN PLASTICS, 1997, 74 (09): : 69 - 70
[7] ANALYZERS KEEP PACE WITH COMMUNICATIONS PROTOCOL DEVELOPMENT
MAYER, JH
[J]. COMPUTER DESIGN, 1987, 26 (05): : 81 - 83
[8] HIGH-SPEED LOGIC
MOKHOFF, N
[J]. COMPUTER DESIGN, 1985, 24 (14): : 69 - 69
[9] DECELERATING PACE OF HIGH-SPEED GRINDING
不详
[J]. MANUFACTURING ENGINEERING & MANAGEMENT, 1974, 73 (06): : 24 - 25
[10] Optimal timing for Skew-Tolerant High-Speed domino logic
Jung, SO
Kim, KW
Kang, SM
[J]. ISVLSI 2000: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI - NEW PARADIGMS FOR VLSI SYSTEMS DESIGN, 2002, : 41 - 46