CLOCK DOUBLER FOR CPLD COUNTER

被引：0
|
作者：
JONES, C
机构：
来源：
ELECTRONIC DESIGN | 1995年 / 43卷 / 06期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：112 / 114
页数：3
相关论文
共 50 条
  • [1] SIMPLE CLOCK DOUBLER
    GREENLAND, DJ
    WIRELESS WORLD, 1983, 89 (1566): : 63 - 63
  • [2] Simplified clock voltage doubler
    Basu, S
    Temes, GC
    ELECTRONICS LETTERS, 1999, 35 (22) : 1901 - 1902
  • [3] Digital clock frequency doubler
    Wadhwa, SK
    Khan, QA
    Misri, K
    Muhury, D
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 15 - 18
  • [4] Delay line implements clock doubler
    Li, Y
    EDN, 1996, 41 (15) : 102 - 102
  • [5] Fully digital clock frequency doubler
    Jung, Gunok
    Park, Gi-Ho
    Cho, Ukrae
    Son, Jae Cheol
    IEICE ELECTRONICS EXPRESS, 2010, 7 (06): : 416 - 420
  • [6] Minimize clock-to-output delays in CPLD designs
    Skahill, K
    ELECTRONIC DESIGN, 1998, 46 (02) : 120 - 120
  • [7] 'Counter-Clock World'
    Parrett, A
    SCIENCE-FICTION STUDIES, 2003, 30 : 513 - 514
  • [8] Making a CPLD run faster than the system clock
    Australian Electronics Engineering, 1997, 30 (09):
  • [9] A compact, low power, fully integrated clock frequency doubler
    Tajalli, A
    Khodaverdi, A
    Atarodi, SM
    ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 563 - 566
  • [10] Method of realizing clock signal by CPLD during GPS desynchronization
    Chen, Jing
    Zhang, Chengxue
    Liu, Yanhua
    Jiang, Jian
    Xiao, Yi'an
    2003, Automation of Electric Power Systems Press (27):
12345