共 50 条
- [1] On bridging simulation and formal verification [J]. VERIFICATION, MODEL CHECKING, AND ABSTRACT INTERPRETATION, 2008, 4905 : 127 - 141
- [2] Formal verification - A viable alternative to simulation? [J]. 1996 IEEE INTERNATIONAL VERILOG HDL CONFERENCE, PROCEEDINGS, 1996, : 90 - 95
- [3] The use of random simulation in formal verification [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 371 - 376
- [4] A simulation approach to verification and validation of formal specifications [J]. FIRST INTERNATIONAL SYMPOSIUM ON CYBER WORLDS, PROCEEDINGS, 2002, : 113 - 120
- [5] Formal Verification and Validation of DEVS Simulation Models [J]. AFRICON, 2013, 2013, : 1189 - 1194
- [6] A Formal Verification Method of Hybrid System and Simulation [J]. ICCSIT 2010 - 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY, VOL 4, 2010, : 411 - 415
- [7] Formal property verification by abstraction refinement with formal, simulation and hybrid engines [J]. 38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 35 - 40
- [9] Applying formal techniques in simulation-based verification [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 946 - 951
- [10] Formal verification of designs with complex control by symbolic simulation [J]. CORRECT HARDWARE DESIGN AND VERIFICATION METHODS, 1999, 1703 : 234 - 249