SINGLE - CHIP RISC CPU EASES SYSTEM-DESIGN

被引：0

|

作者：

MARGULIS, N

机构：

来源：

HIGH PERFORMANCE SYSTEMS-THE MAGAZINE FOR TECHNOLOGY CHAMPIONS | 1989年 / 10卷 / 09期

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：34 / &

相关论文

共 50 条

[1] CMOS RISC CHIP SET EASES PALMTOP DESIGN
BURSKY, D
[J]. ELECTRONIC DESIGN, 1992, 40 (21) : 92 - &
[2] System-design platform eases bottlenecks
Moretti, G
[J]. EDN, 2002, 47 (20) : 14 - 14
[3] SUPPORT CHIPS EASE RISC SYSTEM-DESIGN
BURSKY, D
[J]. ELECTRONIC DESIGN, 1987, 35 (07) : 65 - &
[4] PROPOSED INTERFACE BUS EASES DSP SYSTEM-DESIGN
BURSKY, D
[J]. ELECTRONIC DESIGN, 1988, 36 (25) : 30 - 31
[5] OCCAM ARCHITECTURE EASES SYSTEM-DESIGN .1.
WILSON, P
[J]. COMPUTER DESIGN, 1983, 22 (13): : 107 - &
[6] LOW-COST CAD UNIT EASES SYSTEM-DESIGN
COMERFORD, RW
[J]. ELECTRONICS, 1982, 55 (26): : 89 - 89
[7] LANGUAGE-BASED ARCHITECTURE EASES SYSTEM-DESIGN .3.
CURRY, BJ
[J]. COMPUTER DESIGN, 1984, 23 (01): : 127 - &
[8] LANGUAGE-BASED ARCHITECTURE EASES SYSTEM-DESIGN .2.
WILSON, P
[J]. COMPUTER DESIGN, 1983, 22 (14): : 109 - &
[9] CONFIGURABLE CHIP EASES CONTROL-SYSTEM DESIGN
BURSKY, D
[J]. ELECTRONIC DESIGN, 1988, 36 (24) : 63 - &
[10] LOW POWER: a chip and system-design primer
Salas, Mike
[J]. EDN, 2010, 55 (11) : 24 - 29

← 1 2 3 4 5 →