High-k Gate Dielectric Selection for Germanium based CMOS Devices

被引:0
|
作者
Gupta, Navneet [1 ]
Haldiya, Varun [1 ]
机构
[1] Birla Inst Technol & Sci, Dept Elect & Elect Engn, Pilani 333031, Rajasthan, India
关键词
Material Selection; Germanium; TOPSIS; High-k Gate Dielectrics; CMOS Devices;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper presents a systematic approach of material selection for gate oxide material in Germanium (Ge) based CMOS Devices. Various possible high-k gate dielectrics that can be stacked with Ge substrates are Al2O3, HfO2, La2O3, Y2O3, Zr-O2 and Lu2O3. However, each of the dielectric material has its own advantages and limitations therefore it is important to select the best possible candidate. For this purpose, Technique for Order Preference by Similarity to Ideal Solution (TOPSIS) as a Multiple Attribute Decision Making (MADM) technique is used. Based on the ranking derived from TOPSIS, it is found that La2O3 is the most suitable material, followed by Y2O3 for being used as a gate dielectric in Ge-based CMOS devices. The proposed result is in good agreement with experimental findings thus justifying the validity of the proposed study.
引用
收藏
页码:119 / 126
页数:8
相关论文
共 50 条
  • [1] The Path Finding of Gate Dielectric Breakdown in Advanced High-k Metal-Gate CMOS Devices
    Chung, Steve
    [J]. PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 360 - 364
  • [2] Channel thickness dependency of high-k gate dielectric based double-gate CMOS inverter
    Tayal, Shubham
    Samrat, Pachimatla
    Keerthi, Vadula
    Vandana, Beemanpally
    Gupta, Shikhar
    [J]. INTERNATIONAL JOURNAL OF NANO DIMENSION, 2020, 11 (03) : 215 - 221
  • [3] On the suitability of a high-k gate dielectric in nanoscale FinFET CMOS technology
    Agrawal, Shishir
    Fossum, Jerry G.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (07) : 1714 - 1719
  • [4] CHC degradation of strained devices based on SiON and high-k gate dielectric materials
    Amat, E.
    Rodriguez, R.
    Gonzalez, M. B.
    Martin-Martinez, J.
    Nafria, M.
    Aymerich, X.
    Verheyen, P.
    Simoen, E.
    [J]. MICROELECTRONIC ENGINEERING, 2011, 88 (07) : 1408 - 1411
  • [5] A nanoanalytical investigation of high-k dielectric gate stacks for GaAs based MOSFET devices
    Longo, P.
    Craven, A. J.
    Holland, M. C.
    Moran, D. A. J.
    Thayne, I. G.
    [J]. MICROELECTRONIC ENGINEERING, 2009, 86 (03) : 214 - 217
  • [6] Yttrium-scandium oxide as high-k gate dielectric for germanium metal-oxide-semiconductor devices
    Bera, M. K.
    Song, J.
    Ahmet, P.
    Kakushima, K.
    Tsutsui, K.
    Sugii, N.
    Hattori, T.
    Iwai, H.
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2010, 25 (06)
  • [7] Advances in high-k dielectric gate materials for future ULSI devices
    Sharma, RK
    Kumar, A
    Anthony, JM
    [J]. JOM-JOURNAL OF THE MINERALS METALS & MATERIALS SOCIETY, 2001, 53 (06): : 53 - 55
  • [8] Advances in high-k dielectric gate materials for future ULSI devices
    Rajnish K. Sharma
    Ashok Kumar
    John M. Anthony
    [J]. JOM, 2001, 53 : 53 - 55
  • [9] Metal gate and high-k integration for advanced CMOS devices (invited paper)
    Guillaumot, B
    Garros, X
    Lime, F
    Oshima, K
    Tavel, B
    Chroboczek, JA
    Masson, P
    Truche, R
    Papon, AM
    Martin, F
    Damlencourt, JF
    Maitrejean, S
    Rivoire, M
    Leroux, C
    Cristoloveanu, S
    Ghibaudo, G
    Autran, J
    Skotnicki, T
    Deleonibus, S
    [J]. 2003 8TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2003, : 56 - 60
  • [10] Breakdowns in high-k gate stacks of nano-scale CMOS devices
    Pey, KL
    Ranjan, R
    Tung, CH
    Tang, LJ
    Lo, VL
    Lim, KS
    Selvarajoo, TAL
    Ang, DS
    [J]. MICROELECTRONIC ENGINEERING, 2005, 80 : 353 - 361