DESIGN METHODOLOGY FOR SELF-TIMED VLSI SYSTEMS

被引：0
|
作者：
LISTER, PF
ALHELWANI, AM
机构：
[1] Univ of Sussex, Sch of Engineering, & Applied Science, Brighton,, Engl, Univ of Sussex, Sch of Engineering & Applied Science, Brighton, Engl
来源：
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES | 1985年 / 132卷 / 01期
关键词：
SELF-TIMED VLSI SYSTEMS;
D O I：
10.1049/ip-e.1985.0003
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：25 / 32
页数：8
相关论文
共 50 条
  • [1] EVALUATION OF SELF-TIMED SYSTEMS FOR VLSI
    PATEL, V
    STEPTOE, K
    [J]. ELECTRONICS LETTERS, 1989, 25 (03) : 215 - 217
  • [2] A design methodology for self-timed event logic pipelines
    Jia, X
    Vemuri, R
    [J]. ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 475 - 479
  • [3] SELF - A SELF-TIMED SYSTEMS-DESIGN TECHNIQUE
    LAU, CH
    [J]. ELECTRONICS LETTERS, 1987, 23 (06) : 269 - 270
  • [4] Self-timed mesochronous interconnection for high-speed VLSI systems
    Kim, SJ
    Sridhar, R
    [J]. SIXTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1996, : 122 - 125
  • [5] Hazard-free self-timed design: methodology and application
    Senn, E
    Zavidovique, B
    [J]. INTEGRATED COMPUTER-AIDED ENGINEERING, 2000, 7 (03) : 229 - 242
  • [6] Current Sensing Methodology for Completion Detection in Self-timed Systems
    Nagy, Lukas
    Stopjakova, Viera
    [J]. 2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 405 - 406
  • [7] Characterization Technique to Implement Self-Timed Cells for VLSI Design Blocks.
    Ortega Cisneros, Susana
    Raygoza Panduro, Juan Jose
    Reyes Baron, Jose Roberto
    Aranda, Daniel Tonali B.
    Casillas, Antonio Z.
    [J]. 2014 11TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2014,
  • [8] A self-timed Cyclic Redundancy Check (CRC) in VLSI
    Li, SH
    Zukowski, CA
    [J]. 40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1021 - 1025
  • [9] DESIGN OF SELF-TIMED MULTIPLIERS - A COMPARISON
    SPARSO, J
    NIELSEN, CD
    NIELSEN, LS
    STAUNSTRUP, J
    [J]. ASYNCHRONOUS DESIGN METHODOLOGIES, 1993, 28 : 165 - 179
  • [10] Set of self-timed latches for high-speed VLSI
    Kong, BS
    Jun, YH
    [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1999, 146 (06): : 341 - 344
12345