ON PARTITIONING AND FAULT-TOLERANCE ISSUES FOR NEURAL ARRAY PROCESSORS

被引:2
|
作者
ZIMMERMANN, KH
LEE, TC
KUNG, SY
机构
[1] UNIV BAYREUTH,INST MATH,W-8580 BAYREUTH,GERMANY
[2] PRINCETON UNIV,DEPT ELECT ENGN,PRINCETON,NJ 08544
来源
JOURNAL OF VLSI SIGNAL PROCESSING | 1993年 / 6卷 / 01期
关键词
D O I
10.1007/BF01581962
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this article, we have studied time-efficient schedule and fault-tolerant design of partitioned array processors for neural networks. First, we have applied the locally-sequential-globally-parallel (LSGP) partitioning scheme to decompose large-size neural network algorithms so that they can be mapped into array processors of smaller size. Then we have derived an optimal latency schedule, i.e., for the same decomposition the schedule outperforms any other schedule, in terms of overall execution time. We have further proposed an algorithm-based fault tolerance (ABFT) method to guarantee higher reliability for the array processor implementation.
引用
收藏
页码:85 / 94
页数:10
相关论文
共 50 条
  • [1] BORROW - A FAULT-TOLERANCE SCHEME FOR WAVE-FRONT ARRAY PROCESSORS
    STOURAITIS, T
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (10) : 1257 - 1261
  • [2] ISSUES IN SECURITY AND FAULT-TOLERANCE
    HARTIG, H
    KUHNHAUSER, W
    LIEDTKE, J
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1991, 563 : 212 - 216
  • [3] Resources virtualization in fault-tolerance and migration issues
    Jankowski, G
    Mikolajczak, R
    Januszewski, R
    Meyer, N
    Stroinski, M
    [J]. COMPUTATIONAL SCIENCE - ICCS 2004, PT 1, PROCEEDINGS, 2004, 3036 : 449 - 452
  • [4] Robot fault-tolerance using an embryonic array
    Jackson, AH
    Canham, R
    Tyrrell, AM
    [J]. 2003 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, 2003, : 91 - 100
  • [5] Fault-tolerance in nanocomputers: A cellular array approach
    Peper, F
    Lee, J
    Abo, F
    Isokawa, T
    Adachi, S
    Matsui, N
    Mashiko, S
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2004, 3 (01) : 187 - 201
  • [6] Maximizing the fault-tolerance of application specific programmable signal processors
    Kim, K
    Karri, R
    Potkonjak, M
    [J]. VLSI SIGNAL PROCESSING, IX, 1996, : 283 - 292
  • [7] PERFORMANCE AND FAULT-TOLERANCE OF NEURAL NETWORKS FOR OPTIMIZATION
    PROTZEL, PW
    PALUMBO, DL
    ARRAS, MK
    [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS, 1993, 4 (04): : 600 - 614
  • [8] Complexity issues in automated synthesis of failsafe fault-tolerance
    Kulkarni, SS
    Ebnenasir, A
    [J]. IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2005, 2 (03) : 201 - 215
  • [9] FAULT-TOLERANCE
    GROSSPIETSCH, KE
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1993, 38 (1-5): : 783 - 783
  • [10] Configurable spare processors: A new approach to system level fault-tolerance
    Kim, K
    Karri, R
    Potkonjak, M
    [J]. 1996 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1996, : 295 - 303