共 50 条
- [1] VSS CONTROLLER-DESIGN FOR DISCRETE-TIME-SYSTEMS [J]. CONTROL-THEORY AND ADVANCED TECHNOLOGY, 1994, 10 (04): : 669 - 687
- [2] REDUCED-ORDER MODELING OF DISCRETE-TIME-SYSTEMS [J]. APPLIED MATHEMATICAL MODELLING, 1995, 19 (03) : 133 - 138
- [3] STABLE REDUCED-ORDER MODELS FOR DISCRETE-TIME-SYSTEMS [J]. IEE PROCEEDINGS-D CONTROL THEORY AND APPLICATIONS, 1986, 133 (03): : 137 - 141
- [4] STABLE REDUCED-ORDER MODELS FOR DISCRETE-TIME-SYSTEMS [J]. IEE PROCEEDINGS-D CONTROL THEORY AND APPLICATIONS, 1987, 134 (01): : 51 - 52
- [8] REDUCED-ORDER CONTROLLER-DESIGN WITH GUARANTEED STABILITY [J]. MODELLING AND SIMULATION OF SYSTEMS, 1989, 3 : 295 - 297
- [10] REDUCED ORDER MODELS FOR DISCRETE-TIME-SYSTEMS USING REMAINDER MATCHING METHOD [J]. IECON 89, VOLS 1-4: POWER ELECTRONICS - SIGNAL-PROCESSING & SIGNAL CONTROL - FACTORY AUTOMATION, EMERGING TECHNOLOGIES, 1989, : 383 - 388