DESIGN PHILOSOPHY AND HARDWARE IMPLEMENTATION FOR DIGITAL SUBSCRIBER LOOPS

被引:14
|
作者
OGIWARA, H
TERADA, Y
机构
关键词
D O I
10.1109/TCOM.1982.1095709
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:2057 / 2065
页数:9
相关论文
共 50 条
  • [1] SIGNAL PROCESSOR DESIGN FOR DIGITAL SUBSCRIBER LOOPS
    MIKI, N
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1813 - 1816
  • [2] SYSTEM DESIGN FOR DIGITAL SUBSCRIBER LOOPS.
    Mano, Syoji
    Komiya, Ryoichi
    Sasakawa, Masa-aki
    1600, (32):
  • [3] ON THE IMPLEMENTATION OF ADAPTIVE ELECTRONIC HYBRID FOR DIGITAL SUBSCRIBER LOOPS
    WEI, CH
    KUO, NA
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (08): : 1024 - 1027
  • [4] SYSTEM-DESIGN FOR DIGITAL SUBSCRIBER LOOPS
    MANO, S
    KOMIYA, R
    SASAKAWA, M
    REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1984, 32 (02): : 351 - 364
  • [5] DIGITAL SUBSCRIBER LOOPS
    KADERALI, F
    WESTON, JD
    ELECTRICAL COMMUNICATION, 1981, 56 (01): : 71 - 79
  • [6] DIGITAL SUBSCRIBER LOOPS.
    Kaderali, F.
    Weston, J.D.
    Electrical communication, 1981, 56 (01): : 71 - 79
  • [7] TIMING RECOVERY IN DIGITAL SUBSCRIBER LOOPS
    AGAZZI, O
    TZENG, CPJ
    MESSERSCHMITT, DG
    HODGES, DA
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1985, 33 (06) : 558 - 569
  • [8] EXPERIMENTS OF DIGITAL TRANSMISSION IN SUBSCRIBER LOOPS.
    de Julio, Umberto
    Fausone, Alfredo
    Pellegrini, Giorgio
    CSELT Rapporti Tecnici (Centro Studi e Laboratori Telecomunicazioni), 1981, 9 (4 Suppl): : 369 - 373
  • [9] Design Flow for Hardware Implementation of Digital Filters
    Yousefi, R.
    Ahmadi, A.
    Fakhraie, S. M.
    2008 INTERNATIONAL SYMPOSIUM ON TELECOMMUNICATIONS, VOLS 1 AND 2, 2008, : 586 - 591
  • [10] Asymmetric digital subscriber line access multiplexer - architecture design and implementation
    Show, YG
    Chang, YC
    Wu, KT
    MICROPROCESSORS AND MICROSYSTEMS, 2003, 27 (07) : 315 - 326