A 2-MU-M CMOS 8-MIPS DIGITAL SIGNAL PROCESSOR WITH PARALLEL PROCESSING CAPABILITY

被引：1
|
作者：
VANWIJK, FJ
VANMEERBERGEN, JL
WELTEN, FP
STOTER, J
HUISKEN, JA
DELARUELLE, A
VANEERDEWIJK, KJE
SCHMID, J
WITTEK, JH
机构：
[1] PHILIPS KOMMUN IND AG,TEKADE FERNMELDEANLAGEN,D-8500 NUERNBERG 1,FED REP GER
[2] PHILIPS GMBH,VALVO ROHREN & HALBLEITERWERKE,D-2000 HAMBURG 54,FED REP GER
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1986年 / 21卷 / 05期
关键词：
D O I：
10.1109/JSSC.1986.1052604
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：750 / 765
页数：16
相关论文
共 50 条
  • [1] CUSP - A 2-MU-M CMOS DIGITAL SIGNAL PROCESSOR
    LINDERMAN, RW
    CHAU, PM
    KU, WH
    REUSENS, PP
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (03) : 761 - 769
  • [2] CUSP: A 2- mu M CMOS DIGITAL SIGNAL PROCESSOR.
    Linderman, Richard W.
    Chau, Paul M.
    Ku, Walter H.
    Reusens, Peter P.
    [J]. IEEE Journal of Solid-State Circuits, 1984, SC-20 (03) : 761 - 769
  • [3] A 0.8 MU-M CMOS DIGITAL SIGNAL PROCESSOR FOR A VIDEO CAMERA
    OHTSUBO, H
    NISHIZAWA, A
    KINUGASA, T
    NODA, M
    MASUDA, M
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1993, 39 (03) : 407 - 412
  • [4] A 2-MU-M POLY-GATE CMOS ANALOG DIGITAL ARRAY
    KUO, JB
    KWON, OH
    GALBRAITH, DC
    SHONE, FC
    SHOTT, JD
    WALKER, JT
    DUTTON, RW
    MEINDL, JD
    [J]. ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 262 - &
  • [5] A 2-MU-M CMOS DIGITAL ADAPTIVE EQUALIZER CHIP FOR QAM DIGITAL RADIO MODEMS
    MEIER, SR
    DEMAN, E
    NOLL, TG
    LOIBL, U
    KLAR, H
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (05) : 1212 - 1217
  • [6] DIGITAL POSITIONER HAS +/-2-MU-M ACCURACY
    不详
    [J]. DESIGN NEWS, 1979, 35 (22) : 22 - 22
  • [7] MOLYBDENUM GATES GIVE 1.25-MU-M SPEED TO 2-MU-M CMOS
    BURSKY, D
    [J]. ELECTRONIC DESIGN, 1985, 33 (22) : 50 - 50
  • [8] PARALLEL PROCESSOR SCHEDULING FOR DIGITAL SIGNAL-PROCESSING
    KUNIEDA, H
    TOYOSHIMA, S
    [J]. 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1911 - 1914
  • [9] A 2-MU-M CMOS 10-MHZ MICROPROGRAMMABLE SIGNAL-PROCESSING CORE WITH AN ON-CHIP MULTIPORT MEMORY BANK
    WELTEN, FPJM
    DELARUELLE, A
    VANWYK, FJ
    VANMEERBERGEN, JL
    SCHMID, J
    RINNER, K
    VANEERDEWIJK, JE
    WITTEK, JH
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (03) : 754 - 760
  • [10] An effective processing on a digital signal processor with complex arithmetic capability
    Negishi, Y
    Watanabe, E
    Nishihara, A
    Yanagisawa, T
    [J]. APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 619 - 622
12345