On Self-Timed Circuits in Real-Time Systems

被引:0
|
作者
Ferringer, Markus [1 ]
机构
[1] Vienna Univ Technol, Embedded Comp Syst Grp, Dept Comp Engn, Treitlstr 3, A-1040 Vienna, Austria
关键词
D O I
10.1155/2011/972375
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
While asynchronous logic has many potential advantages compared to traditional synchronous designs, one of the major drawbacks is its unpredictability with respect to temporal behavior. Having no high-precision oscillator, a self-timed circuit's execution speed is heavily dependent on temperature and supply voltage. Small fluctuations of these parameters already result in noticeable changes of the design's throughput and performance. Without further provisions this jitter makes the use of asynchronous logic hardly feasible for real-time applications. We investigate the temporal characteristics of self-timed circuits regarding their usage in real-time systems, especially the Time-Triggered Protocol. We propose a simple timing model and elaborate a self-adapting circuit which shall derive a suitable notion of time for both bit transmission and protocol execution. We further introduce and analyze our jitter compensation concept, which is a threefold mechanism to keep the asynchronous circuit's notion of time tightly synchronized to the remaining communication participants. To demonstrate the robustness of our solution, we perform different tests and investigate their impact on jitter and frequency stability.
引用
收藏
页数:16
相关论文
共 50 条
  • [1] A self-timed real-time sorting network
    Yun, KY
    Chakraborty, S
    James, KW
    Fairlie-Cuninghame, R
    Cruz, RL
    [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 427 - 434
  • [2] A self-timed real-time sorting network
    Yun, KY
    James, KW
    Fairlie-Cuninghame, RH
    Chakraborty, S
    Cruz, RL
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (03) : 356 - 363
  • [3] Self-Timed Scheduling Analysis for Real-Time Applications
    Orlando M. Moreira
    Marco J. G. Bekooij
    [J]. EURASIP Journal on Advances in Signal Processing, 2007
  • [4] Self-timed scheduling analysis for real-time applications
    Moreira, Orlando M.
    Bekooij, Marco J. G.
    [J]. EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2007, 2007 (1)
  • [5] Drafting in Self-Timed Circuits
    Cowan, Christopher
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (04) : 810 - 820
  • [6] Rapid prototyping of self-timed circuits
    Moore, SW
    Robinson, P
    [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 360 - 365
  • [7] An investigation into the security of self-timed circuits
    Yu, ZC
    Furber, SB
    Plana, LA
    [J]. NINTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2003, : 206 - 215
  • [8] SELF-TIMED LOGIC-CIRCUITS
    POOLE, NR
    [J]. ELECTRONICS & COMMUNICATION ENGINEERING JOURNAL, 1994, 6 (06): : 261 - 270
  • [9] Performance optimization of self-timed circuits
    Franklin, MA
    Prabhu, P
    [J]. PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 374 - 379
  • [10] Optimising Self-timed FPGA circuits
    Ferguson, Phillip David
    Efthymiou, Aristides
    Arslan, Tughrul
    Hume, Danny
    [J]. 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 563 - 570