共 50 条
- [2] Efficient Hardware Implementation of a new Pseudo-random Bit Sequence Generator [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1393 - 1396
- [3] Design of Pseudo-Random Bit Sequence Generator with Adjustable Sinusoidal Jitter [J]. 2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 263 - 264
- [4] Pseudo-random Bit Generator Based on Chebyshev Map [J]. APPLICATION OF MATHEMATICS IN TECHNICAL AND NATURAL SCIENCES, 2013, 1561 : 369 - 372
- [5] Hybrid Cryptographically Secure Pseudo-Random Bit Generator [J]. PROCEEDINGS OF THE 2016 2ND INTERNATIONAL CONFERENCE ON CONTEMPORARY COMPUTING AND INFORMATICS (IC3I), 2016, : 296 - 301
- [7] A 48-BIT PSEUDO-RANDOM NUMBER GENERATOR [J]. COMMUNICATIONS OF THE ACM, 1961, 4 (08) : 350 - 352
- [9] Pseudo-random bit generator based on lag time series [J]. INTERNATIONAL JOURNAL OF MODERN PHYSICS C, 2014, 25 (04):