State Assignment for Finite State Machine Synthesis

被引:8
|
作者
Yang, Meng [1 ]
机构
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai, Peoples R China
关键词
state assignment; finite state machine; optimisation algorithm; simulated annealing algorithm;
D O I
10.4304/jcp.8.6.1406-1410
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This paper proposes simulated annealing based algorithm for the synthesis of a finite state machine to determine the optimal state assignment with less area and power dissipation. The algorithm has two annealing stages. In the first rough annealing stage it tries to search in global scope by the proposed rough search method. In the second focusing annealing stage it tries to search in local scope by using proposed focusing search methods intending changing solution slightly. In both stages, the experience of past solution is utilised by combing the best solution in the past and the current solution. The experiments performed on a large suite of benchmarks have established the fact that the proposed method outperforms the published GA-based algorithms. The results have shown the effectiveness of the proposed method in achieving optimal state assignment for finite state machine.
引用
收藏
页码:1406 / 1410
页数:5
相关论文
共 50 条
  • [1] State assignment and selection of types and polarities of flipflops, for finite state machine synthesis
    Chattopadhyay, S
    Chetry, A
    Biswas, S
    [J]. PROCEEDINGS OF THE IEEE INDICON 2004, 2004, : 27 - 30
  • [2] Finite state machine state assignment for area and power minimization
    El-Maleh, Aiman
    Sait, Sadiq M.
    Khan, Faisal Nawaz
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5303 - +
  • [3] State assignment of the finite state machine for PLD-implementation
    Chapenko, V
    Kalnberzin, A
    Lange, E
    [J]. PROGRAMMABLE DEVICES AND SYSTEMS, 2000, : 203 - 208
  • [4] State Assignment and Polarity Selection for Low Dynamic Power and Testable Finite State Machine Synthesis
    Chaudhury, Saurabh
    Rao, J. Srinivas
    Chattopadhyay, Santanu
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2009, 5 (04) : 464 - 473
  • [5] Finite state machine state assignment targeting low power consumption
    Chattopadhyay, S
    Reddy, PN
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2004, 151 (01): : 61 - 70
  • [6] Low power state assignment and flipflop selection for finite state machine synthesis - a genetic algorithmic approach
    Chattopadhyay, S
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2001, 148 (4-5): : 147 - 151
  • [7] Genetic algorithm based approach for integrated state assignment and flipflop selection in finite state machine synthesis
    Chattopadhyay, S
    Chaudhuri, PP
    [J]. ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 522 - 527
  • [8] Low Power Synthesis of Finite State Machines - State Assignment Decomposition Algorithm
    Kajstura, Krzysztof
    Kania, Dariusz
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (03)
  • [9] OPTIMAL STATE ASSIGNMENT FOR FINITE STATE MACHINES
    DEMICHELI, G
    BRAYTON, RK
    SANGIOVANNIVINCENTELLI, A
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1985, 4 (03) : 269 - 285
  • [10] State assignment of finite-state machines
    Ahmad, I
    Dhodhi, MK
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2000, 147 (01): : 15 - 22