BUILT-IN TESTING OF ONE-DIMENSIONAL UNILATERAL ITERATIVE ARRAYS

被引：0
|
作者：
ABOULHAMID, EM [1 ]
CERNY, E [1 ]
机构：
[1] UNIV QUEBEC,DEPT INFORMAT & RECH OPERAT,MONTREAL H3C 3P8,QUEBEC,CANADA
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1984年 / 33卷 / 06期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：560 / 564
页数：5
相关论文
共 50 条
  • [1] IDDQ testing technology for one-dimensional iterative logic arrays
    Ivanyuk, AA
    Yanushkevich, AI
    Yarmolik, VN
    AUTOMATION AND REMOTE CONTROL, 1999, 60 (01) : 118 - 126
  • [2] On robust two-pattern testing of one-dimensional CMOS iterative logic arrays
    Gizopoulos, D
    Paschalis, A
    Nikolos, D
    Halatsis, C
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1999, 86 (08) : 967 - 978
  • [3] ONE-DIMENSIONAL BACKWARD-SCATTERING FERMION MODEL WITH BUILT-IN CUTOFF
    RUDIN, S
    PHYSICAL REVIEW B, 1983, 28 (08): : 4825 - 4828
  • [4] CLASS OF AUTONOMOUS ONE-DIMENSIONAL ITERATIVE ARRAYS OF LINEAR MACHINES
    IOSUPOVICZ, A
    HU, MK
    IEEE TRANSACTIONS ON COMPUTERS, 1972, C 21 (10) : 1073 - +
  • [5] TESTABILITY OF ONE-DIMENSIONAL ITERATIVE ARRAYS USING A VARIABLE TESTABILITY MEASURE
    JAMOUSSI, M
    KAMINSKA, B
    MUKHEDKAR, D
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1994, 41 (01): : 82 - 86
  • [6] The IDDQ testing technology for one-dimensional iterative logistic structures
    Ivanyuk, A.A.
    Yanushkevich, A.I.
    Yarmolik, V.N.
    Dianzi Keji Daxue Xuebao/Journal of the University of Electronic Science and Technology of China, 1998, 27 (07): : 148 - 158
  • [7] Testing reversible one-dimensional QCA Arrays for multiple faults
    Huang, J.
    Ma, X.
    Metra, C.
    Lombardi, F.
    DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 469 - 477
  • [8] Iterative Built-In Testing and Tuning of Mixed-Signal/RF Systems
    Chatterjee, A.
    Han, D.
    Natarajan, V.
    Devarakond, S.
    Sen, S.
    Choi, H.
    Senguttuvan, R.
    Bhattacharya, S.
    Goyal, A.
    Lee, D.
    Swaminathan, M.
    2009 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2009, : 319 - +
  • [9] Test generation for path-delay faults in one-dimensional iterative logic arrays
    Abdulrazzaq, NM
    Gupta, SK
    INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 326 - 335
  • [10] PSEUDORANDOM ARRAYS FOR BUILT-IN TESTS
    BARDELL, PH
    MCANNEY, WH
    IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (07) : 653 - 658
12345