COMBINATIONAL STATIC CMOS NETWORKS

被引：0

作者：

BRZOZOWSKI, JA ^{[1
]}

YOELI, M ^{[1
]}

机构：

[1] TECHNION ISRAEL INST TECHNOL,DEPT COMP SCI,HAIFA,ISRAEL

来源：

LECTURE NOTES IN COMPUTER SCIENCE | 1986年 / 227卷

关键词：

D O I：

暂无

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

引用

页码：271 / 282

页数：12

共 50 条

[1] COMBINATIONAL STATIC CMOS NETWORKS
BRZOZOWSKI, JA
YOELI, M
[J]. INTEGRATION-THE VLSI JOURNAL, 1987, 5 (02) : 103 - 122
[2] Transistor level synthesis for static CMOS combinational circuits
Liu, CPR
Abraham, JA
[J]. NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 172 - 175
[3] STATIC HAZARDS IN COMBINATIONAL THRESHOLD LOGIC NETWORKS
HURST, SL
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1973, 35 (05) : 703 - 708
[4] Low-Power Design of Combinational CMOS Networks
Cheremisinov, Dmitry
Cheremisinova, Liudmila
[J]. PROCEEDINGS OF IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2013), 2013,
[5] Library-less synthesis for static CMOS combinational logic circuits
Gavrilov, S
Glebov, A
Pullela, S
Moore, SC
Dharchoudhury, A
Panda, R
Vijayan, G
Blaauw, DT
[J]. 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 658 - 662
[6] COMBINATIONAL STATIC COUNTERS
MICHALIK, A
[J]. ELECTRONIC ENGINEERING, 1980, 52 (638): : 23 - 23
[7] Quaternary CMOS Combinational Logic Circuits
Patel, Vasundara K. S.
Gurumurthy, K. S.
[J]. 2009 INTERNATIONAL CONFERENCE ON INFORMATION AND MULTIMEDIA TECHNOLOGY, PROCEEDINGS, 2009, : 538 - 542
[8] STOCHASTIC COMBINATIONAL NETWORKS
WINDECKER, RC
[J]. INFORMATION SCIENCES, 1978, 16 (03) : 185 - 234
[9] An efficient partitioning algorithm of combinational CMOS circuits
Shaer, B
Dib, K
[J]. ISVLSI 2000: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI - NEW PARADIGMS FOR VLSI SYSTEMS DESIGN, 2002, : 159 - 164
[10] DESIGN FOR TESTABILITY TECHNIQUES FOR CMOS COMBINATIONAL GATES
BUONANNO, G
LOMBARDI, F
SCIUTO, D
SHEN, YN
[J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1991, 40 (04) : 703 - 708

← 1 2 3 4 5 →