共 50 条
- [5] Testable clock routing architecture for field programmable gate arrays [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 1044 - 1047
- [6] A CALCULATION OF THE NUMBER OF ROUTE CHANNELS FOR ROUTING IN A GATE ARRAY [J]. SOVIET MICROELECTRONICS, 1983, 12 (03): : 148 - 153
- [9] Quantum-dot field programmable gate array: enhanced routing [J]. 2006 CONFERENCE ON OPTOELECTRONIC AND MICROELECTRONIC MATERIALS & DEVICES, 2006, : 121 - 124
- [10] Polygonal field programmable gate array using a novel routing algorithm [J]. INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2008, 4 (05): : 1089 - 1103