A SOFTWARE-CONTROLLED PREFETCHING MECHANISM FOR SOFTWARE-MANAGED TLBS

被引:3
|
作者
PARK, JS [1 ]
AHN, GS [1 ]
机构
[1] KYUNGPOOK NATL UNIV, COLL ENGN, DEPT COMP ENGN, TAEGU 702701, SOUTH KOREA
来源
MICROPROCESSING AND MICROPROGRAMMING | 1995年 / 41卷 / 02期
关键词
PREFETCHING; SOFTWARE MANAGED TLB; TRACE DRIVEN SIMULATION;
D O I
10.1016/0165-6074(95)00003-7
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The TLB (Translation Lookaside Buffer) miss services have been concealed from operating systems, but some new RISC architectures manage the TLB in software. Since software-managed TLBs provide flexibility to an operating system in page translation, they are considered an important factor in the design of microprocessors for open system environments. However, software-managed TLBs suffer from larger miss penalty than hardware-managed TLBs, since they require more extra context switching overhead than hardware-managed TLBs. This paper introduces a new technique for reducing the miss penalty of software-managed TLBs by prefetching necessary TLB entries before being used. This technique is not inherently Limited to specific applications. The key of this scheme is to perform the prefetch operations to update the TLB entries before first accesses so that TLB misses can be avoided. Using trace-driven simulation and a quantitative analysis, the proposed scheme is evaluated in terms of the miss rate and the total miss penalty. Our results show that the proposed scheme reduces the TLB miss rate by a factor of 6% to 77% due to TLB characteristics and page sizes. In addition, it is found that reducing the miss rate by the prefetching scheme reduces the total miss penalty and bus traffics in software-managed TLBs.
引用
收藏
页码:121 / 136
页数:16
相关论文
共 50 条
  • [1] Software-controlled prefetching mechanism for software-managed TLBs
    Electronics and Telecommunications, Research Inst, Taejon, Korea, Republic of
    Microprocess Microprogram, 2 (121-136):
  • [2] DESIGN TRADEOFFS FOR SOFTWARE-MANAGED TLBS
    UHLIG, R
    NAGLE, D
    STANLEY, T
    MUDGE, T
    SECHREST, S
    BROWN, R
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1994, 12 (03): : 175 - 205
  • [3] In-line interrupt handling for software-managed TLBs
    Jaleel, A
    Jacob, B
    2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, : 62 - 67
  • [4] Software-managed address translation
    Jacob, B
    Mudge, T
    THIRD INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE - PROCEEDINGS, 1997, : 156 - 167
  • [5] TOLERATING LATENCY THROUGH SOFTWARE-CONTROLLED PREFETCHING IN SHARED-MEMORY MULTIPROCESSORS
    MOWRY, T
    GUPTA, A
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1991, 12 (02) : 87 - 106
  • [6] Software-Managed Power Reduction in Infiniband Links
    Dickov, Branimir
    Pericas, Miquel
    Carpenter, Paul M.
    Navarro, Nacho
    Ayguade, Eduard
    2014 43RD INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING (ICPP), 2014, : 311 - 320
  • [7] A SURVEY: SOFTWARE-MANAGED ON-CHIP MEMORIES
    Alam, Shahid
    Horspool, Nigel
    COMPUTING AND INFORMATICS, 2015, 34 (05) : 1168 - 1200
  • [8] A fully associative software-managed cache design
    Hallnor, EG
    Reinhardt, SK
    PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2000, : 107 - 116
  • [9] The future of software-controlled cooking
    Jonathan David Blutinger
    Christen Cupples Cooper
    Shravan Karthik
    Alissa Tsai
    Noà Samarelli
    Erika Storvick
    Gabriel Seymour
    Elise Liu
    Yorán Meijers
    Hod Lipson
    npj Science of Food, 7
  • [10] SOFTWARE-CONTROLLED MEMORY DUPLICATION
    ALRIAHI, H
    MICROPROCESSORS AND MICROSYSTEMS, 1985, 9 (01) : 21 - 23