DIPS COMMUNICATION CONTROL PROCESSOR ISDN STRATEGY

被引：0
|
作者：
YAMASHITA, H
KIKUCHI, Y
SHOJI, T
KATSURA, K
机构：
来源：
NTT REVIEW | 1989年 / 1卷 / 04期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：61 / 73
页数：13
相关论文
共 50 条
  • [1] DIPS COMMUNICATION CONTROL PROCESSOR
    TOMARU, K
    NAEMURA, K
    ITOH, K
    SASAKI, M
    MAEDA, H
    [J]. REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1978, 26 (1-2): : 257 - 267
  • [2] DIPS COMMUNICATION CONTROL PROCESSOR DEVELOPMENT
    SHOJI, T
    YONO, H
    TSUKADA, M
    [J]. REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1987, 35 (04): : 405 - 412
  • [3] COMMUNICATION CONTROL SUBSYSTEM FOR DIPS VLSI PROCESSOR
    MARUYAMA, M
    YAMASHITA, M
    MAEDA, H
    [J]. REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1984, 32 (04): : 717 - 726
  • [4] DIPS 7400/7410 COMMUNICATION CONTROL PROCESSOR DEVELOPMENT
    SHIMOMURA, F
    YAMAMOTO, M
    MATSUYAMA, T
    [J]. REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1982, 30 (06): : 1036 - 1044
  • [5] COMMUNICATION MANAGEMENT PROGRAM - COMMUNICATION CONTROL SUBSYSTEM OF DIPS SOFTWARE
    YASUDA, K
    NAEMURA, K
    TSURUHO, S
    KOHMURA, M
    [J]. JAPAN TELECOMMUNICATIONS REVIEW, 1982, 24 (01): : 79 - 87
  • [6] DIPS VLSI PROCESSOR DEVELOPMENT
    SAKAI, Y
    HIRAMATSU, T
    TAKEI, Y
    [J]. REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1984, 32 (04): : 690 - 699
  • [7] DIPS-1 COMMUNICATION CONTROL-SYSTEM
    KOGA, K
    KAWAMATA, T
    SUZUKI, S
    MAEDA, H
    NISHIMURA, T
    [J]. REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1973, 21 (3-4): : 199 - 205
  • [8] FILE CONTROL PROCESSOR (FCP) AND THE DIPS-11 MODEL-5
    OHASHI, A
    SAKAI, Y
    [J]. JAPAN TELECOMMUNICATIONS REVIEW, 1980, 22 (04): : 362 - 367
  • [9] Control Strategy to Mitigate Secondary Frequency Dips for DFIG with Virtual Inertial Control
    Liu, Zhifan
    Ding, Lei
    Wang, Kui
    Ma, Zhenbin
    Bao, Weiyu
    Liu, Qian
    [J]. 2016 CHINA INTERNATIONAL CONFERENCE ON ELECTRICITY DISTRIBUTION (CICED), 2016,
  • [10] CENTRAL PROCESSING SUBSYSTEM FOR DIPS VLSI PROCESSOR
    TAJIMA, S
    MATSUMOTO, H
    HIRANO, M
    [J]. REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1984, 32 (04): : 700 - 708
12345