SINGLE-ELECTRON MEMORY

被引:75
|
作者
NAKAZATO, K [1 ]
BLAIKIE, RJ [1 ]
CLEAVER, JRA [1 ]
AHMED, H [1 ]
机构
[1] UNIV CAMBRIDGE,CAVENDISH LAB,MICROELECTR RES CTR,CAMBRIDGE CB3 0HE,ENGLAND
关键词
MEMORIES; TUNNELING; SEMICONDUCTOR DEVICES;
D O I
10.1049/el:19930258
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A single-electron memory cell in which one bit of information is represented by +n and -n electron number states, is described. An experimental memory circuit for n congruent-to 100 was fabricated and the basic operation was confirmed at a temperature of 30 mK. This structure can be modified to operate with n = 1.
引用
收藏
页码:384 / 385
页数:2
相关论文
共 50 条
  • [1] Single-electron memory
    Nakazato, K.
    Blaikie, R.J.
    Ahmed, H.
    [J]. Journal of Applied Physics, 1994, 75 (10 pt 1):
  • [2] SINGLE-ELECTRON MEMORY
    NAKAZATO, K
    BLAIKIE, RJ
    AHMED, H
    [J]. JOURNAL OF APPLIED PHYSICS, 1994, 75 (10) : 5123 - 5134
  • [3] SINGLE-ELECTRON MEMORY DEMONSTRATED
    不详
    [J]. ELECTRONICS WORLD & WIRELESS WORLD, 1993, (1686): : 363 - 363
  • [4] Nanowire single-electron memory
    Thelander, C
    Nilsson, HA
    Jensen, LE
    Samuelson, L
    [J]. NANO LETTERS, 2005, 5 (04) : 635 - 638
  • [5] Silicon single-electron memory structure
    Stone, N.J.
    Ahmed, H.
    [J]. Microelectronic Engineering, 1998, 41-42 : 511 - 514
  • [6] Silicon single-electron memory structure
    Stone, NJ
    Ahmed, H
    [J]. MICROELECTRONIC ENGINEERING, 1998, 42 : 511 - 514
  • [7] Single-electron logic and memory devices
    Korotkov, AN
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1999, 86 (05) : 511 - 547
  • [8] Single-electron parametron memory cell
    Emiroglu, EG
    Durrani, ZAK
    Hasko, DG
    Williams, DA
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2002, 20 (06): : 2806 - 2809
  • [9] Memory effects in single-electron nanostructures
    Crupi, I
    Lombardo, S
    Gerardi, C
    Ammendola, G
    Vulpio, M
    Rimini, E
    Melanotte, M
    [J]. GETTERING AND DEFECT ENGINEERING IN SEMICONDUCTOR TECHNOLOGY, 2002, 82-84 : 669 - 673
  • [10] Multilevel memory using single-electron turnstile
    Nishiguchi, K
    Inokawa, H
    Ono, Y
    Fujiwara, A
    Takahashi, Y
    [J]. ELECTRONICS LETTERS, 2004, 40 (04) : 229 - 230