Employing Symmetric Dual-Rail Logic to Thwart LPA Attack

被引:13
|
作者
Zhu, Nian-Hao [1 ]
Zhou, Yu-Jie [1 ]
Liu, Hong-Ming [1 ]
机构
[1] Shanghai Jiao Tong Univ, Dept Elect Engn, Shanghai, Peoples R China
关键词
Correlation power analysis; cryptography; differential power analysis; leakage power analysis; power analysis; simple power analysis;
D O I
10.1109/LES.2013.2279918
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Leakage power analysis (LPA) attacks aim at finding the secret key of a cryptographic device from measurements of its static (leakage) power. This novel power analysis attacks take advantage of the dependence of the leakage power of CMOS integrated circuits on the data they process. This letter proposes symmetric dual-rail logic (SDRL), a standard cell LPA attack countermeasure that theoretically resists the LPA attacks. The technique combines standard building blocks to make new compound standard cells, which have a close to constant leakage power consumption. Experiment results show SDRL is a promising approach to implement a LPA-resistant crypto processor.
引用
收藏
页码:61 / 64
页数:4
相关论文
共 50 条
  • [1] A Standard Cell-Based Leakage Power Analysis Attack Countermeasure Using Symmetric Dual-Rail Logic
    朱念好
    周玉洁
    刘红明
    Journal of Shanghai Jiaotong University(Science), 2014, 19 (02) : 169 - 172
  • [2] A standard cell-based leakage power analysis attack countermeasure using symmetric dual-rail logic
    Zhu N.-H.
    Zhou Y.-J.
    Liu H.-M.
    Journal of Shanghai Jiaotong University (Science), 1600, Shanghai Jiaotong University (19): : 169 - 172
  • [3] HDRL: Homogeneous Dual-Rail Logic for DPA Attack Resistive Secure Circuit Design
    Tanimura, Kazuyuki
    Dutt, Nikil D.
    IEEE EMBEDDED SYSTEMS LETTERS, 2012, 4 (03) : 57 - 60
  • [4] Single-polarity dual-rail logic
    Choi, JH
    Hui, GH
    ELECTRONICS LETTERS, 2000, 36 (03) : 205 - 207
  • [5] Delay-Based Dual-Rail Precharge Logic
    Bucci, Marco
    Giancane, Luca
    Luzzi, Raimondo
    Scotti, Giuseppe
    Trifiletti, Alessandro
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (07) : 1147 - 1153
  • [6] Thermal Brings Security: A Roadmap to Mitigate Silicon Bias Influence for Symmetric Dual-Rail Logic
    He, Wei
    2016 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2016,
  • [7] A Dual-Rail LUT for Reconfigurable Logic using Null Convention Logic
    Yu, Jing
    Beckett, Paul
    GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, : 261 - 266
  • [8] Masking and dual-rail logic don't add up
    Schaumont, Patrick
    Tiri, Kris
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2007, PROCEEDINGS, 2007, 4727 : 95 - +
  • [9] Adiabatic pseudo-domino logic with dual-rail inputs
    Wong, HH
    Lau, KT
    PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 340 - 343
  • [10] Dual-rail transition logic: A logic style for counteracting power analysis attacks
    Moradi, Amir
    Shalmani, Mohammad Taghi Manzuri
    Salmasizadeh, Mahmoud
    COMPUTERS & ELECTRICAL ENGINEERING, 2009, 35 (02) : 359 - 369