A HIGH-PERFORMANCE LOW-POWER GAAS GATE ARRAY FAMILY

被引：0
|
作者：
LEE, GM
LEE, CM
EESLEY, RA
LAI, HF
SCHMIDT, AG
机构：
来源：
VLSI SYSTEMS DESIGN | 1987年 / 8卷 / 08期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：24 / &
相关论文
共 50 条
  • [1] A HIGH-PERFORMANCE GAAS GATE ARRAY FAMILY
    LEE, G
    CANAGA, S
    TERRELL, B
    DEYHIMY, I
    [J]. GAAS IC SYMPOSIUM /: TECHNICAL DIGEST 1989, 1989, : 33 - 36
  • [2] LOW-POWER GAAS OFFERS A HIGH-PERFORMANCE ALTERNATIVE TO CMOS
    GARDNER, C
    [J]. ELECTRONIC DESIGN, 1995, 43 (01) : 60 - 60
  • [3] Low-power, high-performance architecture of the PWRficient processor family
    Yeh, Tse-Yu
    [J]. IEEE MICRO, 2007, 27 (02) : 69 - 78
  • [4] Double-gate SOI devices for low-power and high-performance applications
    Roy, K
    Mahmoodi, H
    Mukhopadhyay, S
    Ananthan, H
    Bansal, A
    Cakici, T
    [J]. 19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 445 - 452
  • [5] Double-gate SOI devices for low-power and high-performance applications
    Roy, K
    Mahmoodi, H
    Mukhopadhyay, S
    Ananthan, H
    Bansal, A
    Cakici, T
    [J]. ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 217 - 224
  • [6] NSC800 - A LOW-POWER HIGH-PERFORMANCE MICROPROCESSOR FAMILY
    RADA, C
    [J]. ELECTRONICS AND POWER, 1981, 27 (03): : 222 - 227
  • [7] High-performance low-power left-to-right array multiplier design
    Huang, ZJ
    Ercegovac, MSD
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (03) : 272 - 283
  • [8] Optimal design of triple-gate devices for high-performance and low-power applications
    Chiang, Meng-Hsueh
    Lin, Jeng-Nan
    Kim, Keunwoo
    Chuang, Ching-Te
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (09) : 2423 - 2428
  • [9] High-performance low-power FFT cores
    Han, Wei
    Erdogan, Ahmet T.
    Arslan, Tughrul
    Hasan, Mohd.
    [J]. ETRI JOURNAL, 2008, 30 (03) : 451 - 460
  • [10] Novel high-density low-power high-performance double-gate logic techniques
    Chiang, MH
    Kim, K
    Tretz, C
    Chuang, CT
    [J]. 2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 122 - 123
12345