Multiple tasks in FPGA-based programmable controller

被引:2
|
作者
Hajduk, Zbigniew [1 ]
Sadolewski, Jan [1 ]
Trybus, Bartosz [1 ]
机构
[1] Rzeszow Univ Technol, Fac Elect & Comp Engn, Dept Comp & Control Engn, Rzeszow, Poland
关键词
D O I
10.2478/v10233-011-0032-2
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
An FPGA-based execution platform for PLC controllers with capability to run multiple control tasks is presented. The platform, called multi-CPCore, uses hardware virtual machines to execute control tasks defined in CPDev engineering environment. The tasks consist of one or more programs written in IEC 61131-3 languages, such as ST, IL or FBD. They may run with different cycles and communicate via global variables. Parallel programming mechanisms like process image and semaphores are provided to handle potential conflicts when accessing shared resources.
引用
收藏
页码:77 / 85
页数:9
相关论文
共 50 条
  • [1] Programmable FPGA-based Memory Controller
    Wijeratne, Sasindu
    Pattnaik, Sanket
    Chen, Zhiyu
    Kannan, Rajgopal
    Prasanna, Viktor
    [J]. 2021 IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI 2021), 2021, : 43 - 51
  • [2] A Hardware Implementation of Arithmetic Operations for an FPGA-based Programmable Logic Controller
    Kulisz, Jozef
    Chmiel, Miroslaw
    Krzyzyk, Adrian
    Rosol, Marcin
    [J]. IFAC PAPERSONLINE, 2015, 48 (04): : 460 - 465
  • [3] An FPGA-based Optimized Memory Controller for Accessing Multiple Memories
    Jadhav, Shrikant S.
    Gloster, Clay
    Naher, Jannatun
    Doss, Christopher
    Kim, Youngsoo
    [J]. 2020 11TH IEEE ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS & MOBILE COMMUNICATION CONFERENCE (UEMCON), 2020, : 635 - 642
  • [4] Model-driven programmable logic controller design and FPGA-based hardware implementation
    Liu, Yadong
    Yamazaki, Kazuo
    Fujisima, Makoto
    Mori, Masahiko
    [J]. DETC 2005: ASME International Design Engineering Technical Conferences and Computers and Information in Engineering Conference, 2005, Vol 4, 2005, : 81 - 88
  • [5] An FPGA-based controller for collaborative robotics
    Jeppesen, B. P.
    Roy, N.
    Moro, L.
    Baronti, F.
    [J]. 2017 IEEE 26TH INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2017, : 1067 - 1072
  • [6] FPGA-based controller for haptic devices
    Galvan, Stefano
    Botturi, Debora
    Fiorini, Paolo
    [J]. 2006 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS, VOLS 1-12, 2006, : 971 - +
  • [7] An FPGA-based mobile robot controller
    Wolf, Denis F.
    Holanda, Jose A.
    Bonato, Vanderlei
    Peron, Rafael
    Marques, Eduardo
    [J]. 2007 3RD SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2007, : 119 - +
  • [8] A FPGA-based state space controller
    Ananthan, T.
    [J]. INTERNATIONAL JOURNAL OF AUTOMATION AND CONTROL, 2019, 13 (01) : 84 - 100
  • [9] An interrupt controller for FPGA-based multiprocessors
    Tumeo, Antoninc
    Branca, Marco
    Camerini, Lorenzo
    Monchiero, Matteo
    Palermo, Gianluca
    Ferrandi, Fabrizio
    Sciuto, Donatella
    di Milano, Politecnico
    [J]. IC-SAMOS: 2007 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2007, : 82 - +
  • [10] FPGA-Based Programmable Accelerator for Hybrid Processing
    Stefan, Gheorghe M.
    Bira, Calin
    Hobincu, Radu
    Malita, Mihaela
    [J]. ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY, 2016, 19 (1-2): : 148 - 165