A MULTIPROCESSOR WORKING AS A FAULT-TOLERANT CELLULAR AUTOMATON

被引:0
|
作者
HANDLER, W
机构
[1] Institut für Mathematische Maschinen und Datenverarbeitung (Informatik), Universität Erlangen-Nürnberg, Erlangen, D-W-8520
关键词
MULTIPROCESSOR (MIMD); CELLULAR AUTOMATON; VERTICAL PROCESSING (SIMD); FAULT-TOLERANT COMPUTATION;
D O I
10.1007/BF02241703
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A memory-coupled multiprocessor-well suited to bit-wise operation-can be utilized to operate as a 1024 items cellular processing unit. Each processor is working on 32 bits and 32 such processors are combined to a multiprocessor. The information is stored in "vertical" direction, as it is defined and described in earlier papers [1] on "vertical processing". The two-dimensional array (32 times 32 bits) is composed of the 32 bit-machine-words of the coupled processors on the one hand and of 32 processors in nearest-neighbour-topology on the other hand. The bit-wise cellular operation at one of the 1024 "points" is realized by the program of the processor-possibly assisted by appropriate microprogram sequences.
引用
收藏
页码:5 / 20
页数:16
相关论文
共 50 条
  • [1] PLURIBUS - OPERATIONAL FAULT-TOLERANT MULTIPROCESSOR
    KATSUKI, D
    ELSAM, ES
    MANN, WF
    ROBERTS, ES
    ROBINSON, JG
    SKOWRONSKI, FS
    WOLF, EW
    [J]. PROCEEDINGS OF THE IEEE, 1978, 66 (10) : 1146 - 1159
  • [2] A CLASS OF FAULT-TOLERANT MULTIPROCESSOR NETWORKS
    GHAFOOR, A
    [J]. IEEE TRANSACTIONS ON RELIABILITY, 1989, 38 (01) : 5 - 15
  • [3] THE POLYBUS - A FLEXIBLE AND FAULT-TOLERANT MULTIPROCESSOR INTERCONNECTION
    MANNER, R
    DELUIGI, B
    SAALER, W
    SAUER, T
    WALTER, PV
    [J]. INTERFACES IN COMPUTING, 1984, 2 (01): : 45 - 68
  • [4] Optimal fault-tolerant computing on multiprocessor systems
    Bruno, J
    Coffman, EG
    [J]. ACTA INFORMATICA, 1997, 34 (12) : 881 - 904
  • [5] STRUCTURE PRINCIPLES FOR FAULT-TOLERANT MULTIPROCESSOR SYSTEMS
    SCHMITTER, E
    [J]. SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1978, 7 (06): : 328 - 331
  • [6] DISTRIBUTED RECOVERY IN FAULT-TOLERANT MULTIPROCESSOR NETWORKS
    YANNEY, RM
    HAYES, JP
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (10) : 871 - 879
  • [7] ARCHITECTURAL ELEMENTS OF A SYMMETRIC FAULT-TOLERANT MULTIPROCESSOR
    HOPKINS, AL
    SMITH, TB
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (05) : 498 - 505
  • [8] A fault-tolerant single-chip multiprocessor
    Yao, WB
    Wang, DS
    Zheng, WM
    [J]. ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2004, 3189 : 137 - 145
  • [9] ROUTING IN MODULAR FAULT-TOLERANT MULTIPROCESSOR SYSTEMS
    ALAM, MS
    MELHEM, RG
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1995, 6 (11) : 1206 - 1220
  • [10] Comments on "A Class of Fault-Tolerant Multiprocessor Networks"
    Kim, Jong-Seok
    Lee, Hyeong-Ok
    Kim, Sung Won
    [J]. IEEE TRANSACTIONS ON RELIABILITY, 2009, 58 (03) : 496 - 500