共 50 条
- [6] A Novel Programmable Delay Line for VLSI Systems 2019 23RD IEEE WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI 2019), 2019,
- [8] A Programmable Delay Line for Metastability Characterization in FPGAs 2016 24TH AUSTRIAN AUSTROCHIP WORKSHOP ON MICROELECTRONICS (AUSTROCHIP 2016), 2016, : 51 - 56
- [10] Programmable delay line with inherent duty cycle correction Memories - Materials, Devices, Circuits and Systems, 2024, 8