共 5 条
- [1] A Unified Sequential Equivalence Checking Methodology to Verify RTL Designs with High-Level Functional and Protocol Specification Models [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2015, 31 (03): : 255 - 273
- [2] A Unified Sequential Equivalence Checking Approach to Verify High-Level Functionality and Protocol Specification Implementations in RTL Designs [J]. 2014 15TH LATIN AMERICAN TEST WORKSHOP - LATW, 2014,
- [3] Formal Equivalence Checking between High-Level and RTL Hardware Designs [J]. 2013 14TH IEEE LATIN-AMERICAN TEST WORKSHOP (LATW2013), 2013,
- [4] Equivalence Checking of High-Level Designs Based on Symbolic Simulation [J]. 2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 1129 - +
- [5] An Analog Behavioral Equivalence Checking Methodology for Simulink Models and Circuit Level Designs [J]. 2015 INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2015,