An approach for complete 2-D analytical potential modelling of fully depleted symmetric double gate junction less transistor

被引:0
|
作者
Kaushik Chandra Deva Sarma
Santanu Sharma
机构
[1] CIT,Department of Electronics and Communication Engineering
[2] Kokrajhar,Department of Electronics and Communication Engineering
[3] Tezpur University,undefined
来源
关键词
Junction less transistor (JLT); Poisson’s equation ; Scale length; Source–drain potential;
D O I
暂无
中图分类号
学科分类号
摘要
A novel 2-D analytical potential model of source and drain region along with channel for a fully depleted symmetric double gate junction less transistor is presented in this paper. The boundary conditions for channel potential along the channel length is taken considering source and drain region and boundary conditions for source and drain potential model are derived from channel longitudinal potential expression. The potential model is validated using TCAD simulations. A method for scale length determination is also presented. Scale length expression is obtained from the transverse electrostatic potential expression. Scale length variation with silicon layer thickness and gate oxide thickness is shown. The dependence of Scale length on the dielectric constant is also shown for the three dielectrics—“SiO2\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\hbox {SiO}_2 $$\end{document}”, “Al2O3\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\hbox {Al}_2 \hbox {O}_3 $$\end{document}” and “HfO2\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\hbox {HfO}_2 $$\end{document}”.
引用
收藏
页码:717 / 725
页数:8
相关论文
共 50 条
  • [1] An approach for complete 2-D analytical potential modelling of fully depleted symmetric double gate junction less transistor
    Sarma, Kaushik Chandra Deva
    Sharma, Santanu
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2015, 14 (03) : 717 - 725
  • [2] An Analytical Approach for Drain Current Modelling of a Symmetric Double Gate Junctionless Transistor
    Sharma, Santanu
    Sarma, Kaushik Chandra Deva
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2018, 13 (09) : 1332 - 1339
  • [3] Scale Length Determination of a Fully Depleted Surrounding Gate (Rectangular Cross Section) Junction Less Transistor
    Sarma, Kaushik Chandra Deva
    Sharma, Santanu
    Hazarika, Chinmayee
    2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
  • [4] Analytical Modeling of Threshold Voltage of a Double Gate Junction Less Field Effect Transistor
    Al Sayem, Ayed
    Arafat, Yeasir
    Rahman, Md. Mushfiqur
    2013 2ND INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE 2013), 2013, : 111 - 114
  • [5] Two Dimensional Analytical Potential Modeling of Nanoscale Fully Depleted Metal Gate Double Gate MOSFET
    Vishvakarma, S. K.
    Saxena, A. K.
    Dasgupta, S.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2008, 3 (03) : 297 - 306
  • [6] Scale Length Determination of Gate All Around (Regular Pentagonal Cross Section) Fully Depleted Junction Less Transistor
    Sanna, Kaushik Chandra Deva
    Sharma, Santanu
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ENGINEERING AND TECHNOLOGY RESEARCH (ICAETR), 2014,
  • [7] 2-D analytical modeling of dual material gate fully depleted SOI MOSFET with high-k dielectric
    Luan Su-Zhen
    Liu Hong-Xia
    Jia Ren-Xu
    Cai Nai-Qiong
    ACTA PHYSICA SINICA, 2008, 57 (06) : 3807 - 3812
  • [8] A 2-D semi-analytical model of double-gate tunnel field-effect transistor
    Xu Huifang
    Dai Yuehua
    Li Ning
    Xu Jianbin
    JOURNAL OF SEMICONDUCTORS, 2015, 36 (05)
  • [9] A 2-D semi-analytical model of double-gate tunnel field-effect transistor
    许会芳
    代月花
    李宁
    徐建斌
    Journal of Semiconductors, 2015, 36 (05) : 28 - 34
  • [10] A 2-D semi-analytical model of double-gate tunnel field-effect transistor
    许会芳
    代月花
    李宁
    徐建斌
    Journal of Semiconductors, 2015, (05) : 28 - 34