High-Radix Logarithm with Selection by Rounding: Algorithm and Implementation

被引:0
|
作者
J.-A. Piñeiro
M. D. Ercegovac
J. D. Bruguera
机构
[1] University of Santiago de Compostela,Department of Electronic and Computer Engineering
[2] University of California,Computer Science Department
[3] Los Angeles (UCLA),Department of Electronic and Computer Engineering
[4] University of Santiago de Compostela,undefined
关键词
logarithm; digit-recurrence; high-radix; selection by rounding; computer arithmetic;
D O I
暂无
中图分类号
学科分类号
摘要
A high-radix digit-recurrence algorithm for the computation of the logarithm, and an analysis of the tradeoffs between area and speed for its implementation, are presented in this paper. Selection by rounding is used in iterations j ≥ 2, and by table look-up in the first iteration. A sequential architecture is proposed, and estimates of the execution time and hardware requirements are obtained for n = 16, 24, 32, 53 and 64 bits of precision and for radix values from r = 8 to r = 1024. These estimates are obtained according to an approximate model for the delay and area of the main logic blocks. We show that the most efficient implementations are obtained for radices ranging from r = 32 to r = 256, reducing the execution time by half with respect to a radix-4 implementation with redundant arithmetic.
引用
收藏
页码:109 / 123
页数:14
相关论文
共 50 条
  • [1] High-radix logarithm with selection by rounding:: Algorithm and implementation
    Piñeiro, JA
    Ercegovac, M
    Bruguera, J
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 40 (01): : 109 - 123
  • [2] High-radix logarithm with selection by rounding
    Piñeiro, JA
    Ercegovac, MD
    Bruguera, JD
    [J]. IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2002, : 101 - 110
  • [3] Analysis of the tradeoffs for the implementation of a high-radix logarithm
    Piñeiro, JA
    Ercegovac, MD
    Bruguera, JD
    [J]. ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 132 - 137
  • [4] On-line high-radix exponential with selection by rounding
    Piñeiro, JA
    Bruguera, JD
    Ercegovac, MD
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV: DIGITAL SIGNAL PROCESSING-COMPUTER AIDED NETWORK DESIGN-ADVANCED TECHNOLOGY, 2003, : 121 - 124
  • [5] High-radix iterative algorithm for powering computation
    Piñeiro, JA
    Ercegovac, MD
    Bruguera, JD
    [J]. 16TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2003, : 204 - 211
  • [6] HCORDIC: A high-radix adaptive CORDIC algorithm
    Elguibaly, F
    Sui, NT
    Rayhan, A
    [J]. CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2000, 25 (04): : 149 - 154
  • [7] New RSA cryptosystem hardware implementation based on high-radix Montgomery's algorithm
    Fang, YL
    Gao, ZQ
    [J]. 2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 348 - 351
  • [8] Maximally Redundant High-Radix Signed-Digit Adder: New Algorithm and Implementation
    Timarchi, Somayeh
    Navi, Keivan
    Kavehei, Omid
    [J]. 2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 97 - +
  • [9] Precision requirements for quotient digit selection in high-radix division
    Parhami, B
    [J]. CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 1670 - 1673
  • [10] High-radix implementation of IEEE floating-point addition
    Seidel, PM
    [J]. 17TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2005, : 99 - 106