Fault Sensitivity and Tolerance of Successive Approximation and Δ-Σ Analog-to-Digital Converters (ADCs)

被引：0
|
作者：
Mandeep Singh
Israel Koren
机构：
[1] University of Massachusetts,Department of Electrical and Computer Engineering
来源：
Analog Integrated Circuits and Signal Processing | 2003年 / 35卷
关键词：
Sensitivity Analysis; Fault Tolerance; Good Reliability; Successive Approximation; Critical System;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The reliability of ADCs used in highly critical systems can be increased by applying a two-step procedure starting with sensitivity analysis followed by redesign. The sensitivity analysis is used to identify the most sensitive blocks which could then be redesigned for better reliability by incorporating fault tolerance. This paper illustrates the steps involved in incorporating fault tolerance in an ADC. Two redesign techniques to improve the reliability of a circuit are presented. Novel selective node resizing algorithms for increased tolerance against α-particle induced transients are discussed.
引用
收藏
页码：189 / 197
页数：8
相关论文
共 50 条
  • [1] Fault sensitivity and tolerance of successive approximation and Δ-Σ analog-to-digital converters (ADCs)
    Singh, M
    Koren, I
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 35 (2-3) : 189 - 197
  • [2] Incorporating fault tolerance in analog-to-digital converters (ADCs)
    Singh, M
    Koren, I
    [J]. PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 286 - 291
  • [3] Transient fault sensitivity analysis of analog-to-digital converters (ADCs)
    Singh, M
    Rachala, R
    Koren, I
    [J]. IEEE COMPUTER SOCIETY WORKSHOP ON VLSI 2001, PROCEEDINGS, 2001, : 140 - 145
  • [4] Segmented Architecture for Successive Approximation Analog-to-Digital Converters
    Saberi, Mehdi
    Lotfi, Reza
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (03) : 593 - 606
  • [5] Reliability enhancement of analog-to-digital converters (ADCs)
    Singh, M
    Koren, I
    [J]. 2001 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2001, : 347 - 353
  • [6] Power reduction technique for successive-approximation analog-to-digital converters
    Stankovic, Dragan B.
    Stojcev, Mile K.
    Djordjevic, Goran Lj.
    [J]. TELSIKS 2007: 8TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS IN MODERN SATELLITE, CABLE AND BROADCASTING SERVICES, VOLS 1 AND 2, 2007, : 355 - +
  • [7] Non-binary Successive Approximation Analog-to-Digital Converters: A Survey
    Waho, Takao
    [J]. 2014 IEEE 44TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2014), 2014, : 73 - 78
  • [8] METHOD TO IMPROVE DIFFERENTIAL LINEARITY OF SUCCESSIVE-APPROXIMATION ANALOG-TO-DIGITAL CONVERTERS
    BRENDLE, M
    [J]. NUCLEAR INSTRUMENTS & METHODS, 1977, 144 (02): : 357 - 358
  • [9] NEW DIFFERENTIAL LINEARITY COMPENSATION METHOD FOR SUCCESSIVE APPROXIMATION ANALOG-TO-DIGITAL CONVERTERS
    YOSHIMURA, A
    [J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1989, 274 (03): : 536 - 540
  • [10] A GENERALIZED SUCCESSIVE APPROXIMATION ANALOG-TO-DIGITAL CONVERTER
    IRSHID, M
    ZEBDA, Y
    SHAHAB, W
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1993, 75 (04) : 697 - 706
12345