State observer controller design for packets flow control in networks-on-chip

被引:0
|
作者
Vivek Kumar Sehgal
Durg Singh Chauhan
机构
[1] Jaypee University of Information Technology,Member IEEE and ACM, Department of Electronics and Communication
[2] Uttarakhand Technical University,Member IEEE and ACM
来源
关键词
Networks-on-chip; State space model; Compartmental model; Controllability; Observability; State observer based controller;
D O I
暂无
中图分类号
学科分类号
摘要
Packet-switched networks-on-chips (NoCs) are efficient communication architectures for future multiprocessors system-on-chip (MP-SoC) platforms. However the run-time management of their communication, especially flow control from individual intellectual property (IP) in an NoC which contains large number of IPs, is a challenging task. This paper proposes a state space model for NoC with state observer controller in its feedback path. It is seen that controlling the input and output flow rates alone is not sufficient to stabilize the network, but it is also important to monitor the intermediate flow rates from the on-chip routers. This is possible through a state space model for the NoC. The state observer observes the flow rates from each on-chip router which are then treated as state space variables. These variables can be controlled by the poles placement in the feedback controller. The proposed mathematical model can also observe the required intermediate flow rates which cannot be measured directly (reduced state observer). With these observed states we can attach a state controller. With this controller the network can be stabilized by controlling the flow rates at the intermediate level.
引用
收藏
页码:298 / 329
页数:31
相关论文
共 50 条
  • [1] State observer controller design for packets flow control in networks-on-chip
    Sehgal, Vivek Kumar
    Chauhan, Durg Singh
    [J]. JOURNAL OF SUPERCOMPUTING, 2010, 54 (03): : 298 - 329
  • [2] Asynchronous design of networks-on-chip
    Sparso, Jens
    [J]. 2007 NORCHIP, 2007, : 225 - 228
  • [3] Analysis and optimization of prediction-based flow control in networks-on-chip
    Ogras, Umit Y.
    Marculescu, Radu
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2008, 13 (01)
  • [4] Pre-Allocation Based Flow Control Scheme for Networks-On-Chip
    Lin, Shijun
    Su, Li
    Su, Haibo
    Jin, Depeng
    Zeng, Lieguang
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2009, E92D (03) : 538 - 540
  • [5] Design and management of VFI partitioned networks-on-chip
    Ogras, Umit Y.
    Marculescu, Radu
    [J]. Lecture Notes in Electrical Engineering, 2013, 184 : 135 - 154
  • [6] Optimizing Buffer Usage for Networks-on-Chip Design
    Yin, Shouyi
    Liu, Leibo
    Wei, Shaojun
    [J]. 2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 981 - 985
  • [7] Design networks-on-chip with latency/bandwidth guarantees
    Lin, S.
    Su, L.
    Su, H.
    Zhou, G.
    Jin, D.
    Zeng, L.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2009, 3 (02): : 184 - 194
  • [8] Design and Applications for Embedded Networks-on-Chip on FPGAs
    Abdelfattah, Mohamed S.
    Bitar, Andrew
    Betz, Vaughn
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (06) : 1008 - 1021
  • [9] Design-for-test of asynchronous Networks-On-Chip
    Tran, Xuan-Tu
    Beroulle, Vincent
    Durupt, Jean
    Robach, Chantal
    Bertrand, Francois
    [J]. PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 163 - +
  • [10] A methodology for design, modeling, and analysis of networks-on-chip
    Xu, J
    Wolf, W
    Henkel, J
    Chakradhar, S
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1778 - 1781