Circuit Level Concurrent Error Detection in FSMs

被引:0
|
作者
Natalja Kehl
Wolfgang Rosenstiel
机构
[1] Bosch Engineering GmbH,
[2] University of Tübingen,undefined
来源
关键词
Concurrent error detection; Finite state machines;
D O I
暂无
中图分类号
学科分类号
摘要
Finite state machines (FSMs) are contained in many building blocks of digital electronic circuits. Such electronic circuits are prone to transient errors, caused e.g. by cosmic radiation, and to permanent errors. In this article, the authors give an overview of known error detection methods for FSMs. One method (dependent state encoding for dynamic error detection) is described in detail, as well as the problems arising when the method is applied to a practical example. Additionally, the authors propose a modification of the method above. For several benchmark circuits, this modification shows better results, compared to the state-of-the-art implementation.
引用
收藏
页码:185 / 192
页数:7
相关论文
共 50 条
  • [1] Circuit Level Concurrent Error Detection in FSMs
    Kehl, Natalja
    Rosenstiel, Wolfgang
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2013, 29 (02): : 185 - 192
  • [2] On concurrent error detection with bounded latency in FSMs
    Almukhaizim, S
    Drineas, P
    Makris, Y
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 596 - 601
  • [3] Concurrent error detection in FSMs using transition checking technique
    Djordjevic, GL
    Stankovic, TR
    Stojcev, MK
    Telsiks 2005, Proceedings, Vols 1 and 2, 2005, : 61 - 64
  • [4] Low cost convolutional code based concurrent error detection in FSMs
    Rokas, K
    Makris, Y
    Gizopoulos, D
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 344 - 351
  • [5] Concurrent error detection for FSMs designed for implementation with embedded memory blocks of FPGAs
    Krasniewski, Andrzej
    DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 579 - 586
  • [6] Concurrent error detection at architectural level
    Bolchini, C
    Fornaciari, W
    Salice, F
    Sciuto, D
    11TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS - PROCEEDINGS, 1998, : 72 - 75
  • [7] Periodic and non-concurrent error detection and identification in one-hot encoded FSMs
    Hadjicostis, CN
    AUTOMATICA, 2004, 40 (10) : 1665 - 1676
  • [8] Low-cost concurrent error detection for FSMs implemented using embedded memory blocks of FPGAs
    Krasniewski, Andrzej
    PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 180 - 185
  • [9] SPaRe: Selective partial replication for concurrent fault detection in FSMs
    Drineas, P
    Makris, Y
    16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 167 - 173
  • [10] Non-intrusive concurrent error detection in FSMs through state/output compaction and monitoring via parity trees
    Drineas, P
    Makris, Y
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 1164 - 1165