Mathematical programming models for scheduling in a CPU/FPGA architecture with heterogeneous communication delays

被引:0
|
作者
Abdessamad Ait El Cadi
Omar Souissi
Rabie Ben Atitallah
Nicolas Belanger
Abdelhakim Artiba
机构
[1] UVHC - LAMIH CNRS UMR 8201,Airbus Helicopters
[2] Aéroport Marseille Provence,undefined
[3] IRT Railenium,undefined
[4] Espace Technopôle,undefined
[5] Le Mont Houy,undefined
来源
关键词
Heterogeneous system; Task scheduling; CPU/FPGA ; Communication delays; Mixed Integer Program; CPLEX;
D O I
暂无
中图分类号
学科分类号
摘要
This paper deals with the mathematical modelling of a scheduling problem in a heterogeneous CPU/FPGA architecture with heterogeneous communication delays in order to minimize the makespan, Cmax\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$C_{max}$$\end{document}. This study was motivated by the quality of the available solvers for Mixed Integer Program. The proposed model includes the communication delay constraints in a heterogeneous case, depending on both tasks and computing units. These constraints are linearized without adding any extra variables and the obtained linear model is reduced to speed-up the solving with CPLEX up to 60 times. Computational results show that the proposed model is promising. For an average sized problem of up to 50 tasks and five computing units the solving time under CPLEX is a few seconds.
引用
收藏
页码:629 / 640
页数:11
相关论文
共 27 条
  • [1] Mathematical programming models for scheduling in a CPU/FPGA architecture with heterogeneous communication delays
    El Cadi, Abdessamad Ait
    Souissi, Omar
    Ben Atitallah, Rabie
    Belanger, Nicolas
    Artiba, Abdelhakim
    [J]. JOURNAL OF INTELLIGENT MANUFACTURING, 2018, 29 (03) : 629 - 640
  • [2] Mathematical Programming Models for Scheduling in a CPU/FPGA Architecture with Communication Delay
    El Cadi, Abdessamad Ait
    Ben Atitallah, Rabie
    Artiba, Abdelhakim
    [J]. PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON INDUSTRIAL ENGINEERING AND SYSTEMS MANAGEMENT (IEEE-IESM 2013), 2013, : 143 - 148
  • [3] Genetic algorithms for scheduling in a CPU/FPGA architecture with heterogeneous communication delays
    Abdallah, Fadel
    Tanougast, Camel
    Kacem, Imed
    Diou, Camille
    Singer, Daniel
    [J]. COMPUTERS & INDUSTRIAL ENGINEERING, 2019, 137
  • [4] A comparison of two metaheuristic algorithms for scheduling problem on a heterogeneous CPU/FPGA architecture with communication delays
    Abdallah, Fadel
    Tanougast, Camel
    Kacem, Imed
    Diou, Camille
    Singer, Daniel
    [J]. 2017 4TH INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT), 2017, : 294 - 299
  • [5] Programming models for hybrid CPU/FPGA chips
    Andrews, D
    Niehaus, D
    Ashenden, P
    [J]. COMPUTER, 2004, 37 (01) : 118 - 120
  • [6] Exploring heterogeneous scheduling for edge computing with CPU and FPGA MPSoCs
    Rodriguez, Andres
    Navarro, Angeles
    Asenjo, Rafael
    Corbera, Francisco
    Gran, Ruben
    Suarez, Dario
    Nunez-Yanez, Jose
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 98 : 27 - 40
  • [7] A Hardware and Software Task-Scheduling Framework Based on CPU plus FPGA Heterogeneous Architecture in Edge Computing
    Zhu, Zongwei
    Zhang, Junneng
    Zhao, Jinjin
    Cao, Jing
    Zhao, Duan
    Jia, Gangyong
    Meng, Qingyong
    [J]. IEEE ACCESS, 2019, 7 : 148975 - 148988
  • [8] Heterogeneous Resource-Elastic Scheduling for CPU plus FPGA Architectures
    Vaishnav, Anuj
    Khoa Dang Pham
    Koch, Dirk
    [J]. PROCEEDINGS OF THE 10TH INTERNATIONAL SYMPOSIUM ON HIGHLY EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES (HEART), 2019,
  • [10] SGX-FPGA: Trusted Execution Environment for CPU-FPGA Heterogeneous Architecture
    Xia, Ke
    Luo, Yukui
    Xu, Xiaolin
    Wei, Sheng
    [J]. 2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 301 - 306