Automatic CoDec generation to reduce test engineering cost

被引:2
|
作者
Sabiguero A. [1 ,2 ]
Baire A. [2 ]
Viho C. [2 ]
机构
[1] Instituto de Computación, Facultad de Ingeniería, Universidad de la República, Montevideo
[2] IRISA, Université de Rennes I, Rennes, Cedex 35042, Campus Universitaire de Beaulieu
关键词
Automatic CoDec generation; Code maintenance; Cost; Lifecycle; TTCN-3;
D O I
10.1007/s10009-008-0073-2
中图分类号
学科分类号
摘要
TTCN-3 is an abstract language for specification of Abstract Test Suites. Coding of TTCN-3 values into physically transmittable messages and decoding of bitstrings into their TTCN-3 representation has been removed from the language itself and relayed to external and specialized components, called CoDec. CoDec development, either implicitly or explicitly, is a must in any TTCN-3 testing activity. Field experience showed that there is a high cost associated with CoDec development and maintenance. To achieve adequate software engineering practices, a set of types, tools and definitions were developed. This paper unveils gray areas in TTCN-3 architecture and presents a methodological approach to minimize the complexity of CoDec development. Even though the initial field of application is IPv6 testing, the main tool introduced-the CoDec Generator-is a valuable tool in any testing application domain. It is designed to lower the CoDec maintenance costs in all test case lifecycle stages, from development to maintenance. © Springer-Verlag 2008.
引用
收藏
页码:337 / 346
页数:9
相关论文
共 50 条
  • [1] COMMON TTCN-3 CODEC TO REDUCE TEST ENGINEERING COST
    Li, Weihai
    Ma, Yan
    Huang, Xiaohong
    PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON ADVANCED INTELLIGENCE AND AWARENESS INTERNET, AIAI2010, 2010, : 333 - 336
  • [2] Automatic Generation of Cost-Effective Test Oracles
    Goffi, Alberto
    36TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING (ICSE COMPANION 2014), 2014, : 678 - 681
  • [3] Automatic test pattern generation using trapezium reduce algorithm
    Meng, HX
    Shi, WC
    ICEMI '97 - CONFERENCE PROCEEDINGS: THIRD INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, 1997, : 99 - 104
  • [4] Low Cost Automatic Test Vector Generation for Structural Analog Testing
    Chinazzo, Andre L.
    Comassetto de Aguirre, Paulo C.
    Balen, Tiago R.
    2017 18TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS 2017), 2017,
  • [5] Zero cost test point insertion technique to reduce test set size and test generation time for structured ASICs
    Sethuram, Rajamani
    Wang, Seongmoon
    Chakradhar, Srimat T.
    Bushnell, Michael L.
    PROCEEDINGS OF THE 15TH ASIAN TEST SYMPOSIUM, 2006, : 339 - +
  • [6] AUTOMATIC GENERATION OF TEST CASES
    HANFORD, KV
    IBM SYSTEMS JOURNAL, 1970, 9 (04) : 242 - &
  • [7] A system for automatic test generation
    Bondar, YS
    Katkov, VL
    PROGRAMMING AND COMPUTER SOFTWARE, 1995, 21 (06) : 288 - 292
  • [8] Automatic test generation with AGATHA
    Bigot, C
    Faivre, A
    Gallois, JP
    Lapitre, A
    Lugato, D
    Pierron, JY
    Rapin, N
    TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, PROCEEDINGS, 2003, 2619 : 591 - 596
  • [9] Automatic Test Packet Generation
    Zeng, Hongyi
    Kazemian, Peyman
    Varghese, George
    McKeown, Nick
    IEEE-ACM TRANSACTIONS ON NETWORKING, 2014, 22 (02) : 554 - 566
  • [10] AUTOMATIC TEST PATTERN GENERATION
    DERBYSHIRE, K
    ELECTRONIC ENGINEERING, 1993, 65 (802): : S57 - &