Analytic compact model of ballistic and quasi-ballistic transport for cylindrical gate-all-around MOSFET including drain-induced barrier lowering effect

被引:0
|
作者
He Cheng
Shigeyasu Uno
Kazuo Nakazato
机构
[1] Nagoya University,Department of Electrical Engineering and Computer Science, Graduate School of Engineering
[2] Ritsumeikan University,Department of Electrical and Electronic Engineering
[3] JST,undefined
[4] CREST,undefined
来源
关键词
Ballistic and quasi-ballistic transport; Cylindrical GAA MOSFET; Compact model; The DIBL effect;
D O I
暂无
中图分类号
学科分类号
摘要
We propose an analytic compact model of drain current in the ballistic and quasi-ballistic modes for cylindrical gate-all-around MOSFETs incorporating drain-induced barrier lowering (DIBL) effect. The model is based on our previous work addressing an analytic compact model for all operation regions, where electrostatic potential profile along the channel has not been taken into account. In this paper, we introduce variation of electrostatic potential along the channel to model the DIBL effect in the subthreshold region. The resulting analytic compact model is tested against TCAD simulation, and good accuracy is demonstrated.
引用
收藏
页码:321 / 328
页数:7
相关论文
共 25 条
  • [1] Analytic compact model of ballistic and quasi-ballistic transport for cylindrical gate-all-around MOSFET including drain-induced barrier lowering effect
    Cheng, He
    Uno, Shigeyasu
    Nakazato, Kazuo
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2015, 14 (01) : 321 - 328
  • [2] Analytic Compact Model of Ballistic and Quasi-Ballistic Cylindrical Gate-All-Around Metal-Oxide-Semiconductor Field Effect Transistors Including Two Subbands
    Cheng, He
    Uno, Shigeyasu
    Numata, Tatsuhiro
    Nakazato, Kazuo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2013, 52 (04)
  • [3] Modeling of Quasi-Ballistic Silicon Cylindrical Gate-All-Around MOSFETs
    Vimala, P.
    JOURNAL OF NANO RESEARCH, 2015, 32 : 51 - U74
  • [4] Compact Model of Short-channel Cylindrical ballistic Gate-All-Around MOSFET Including the Source-to-drain Tunneling
    Cheng, H.
    Zhang, Z.
    Yang, Z.
    Liu, Z.
    2018 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL ENGINEERING (ICECC), 2018, 1026
  • [5] Analysis of Drain-Induced Barrier Lowering for Gate-All-Around FET with Ferroelectric
    Jung, Hakkee
    INTERNATIONAL JOURNAL OF ENGINEERING AND TECHNOLOGY INNOVATION, 2024, 14 (02) : 189 - 200
  • [6] Analytical model for quasi-ballistic transport in MOSFET including carrier backscattering
    Sandeep Semwal
    Sonal Agrawal
    Anurag Srivastava
    Gaurav Kaushal
    Journal of Computational Electronics, 2021, 20 : 838 - 847
  • [7] Analytical model for quasi-ballistic transport in MOSFET including carrier backscattering
    Semwal, Sandeep
    Agrawal, Sonal
    Srivastava, Anurag
    Kaushal, Gaurav
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (02) : 838 - 847
  • [8] A compact model of gate capacitance in ballistic gate-all-around carbon nanotube field effect transistors
    Dixit A.
    Gupta N.
    International Journal of Engineering, Transactions A: Basics, 2021, 34 (07): : 1718 - 1724
  • [9] A Compact Model of Gate Capacitance in Ballistic Gate-all-around Carbon Nanotube Field Effect Transistors
    Dixit, A.
    Gupta, N.
    INTERNATIONAL JOURNAL OF ENGINEERING, 2021, 34 (07): : 1718 - 1724
  • [10] Unified Compact Model for Nanowire Transistors Including Quantum Effects and Quasi-Ballistic Transport
    Dasgupta, Avirup
    Agarwal, Amit
    Chauhan, Yogesh Singh
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (04) : 1837 - 1845