Low Cost On-Line Testing Strategy for RF Circuits

被引:0
|
作者
Marcelo Negreiros
Luigi Carro
Altamiro A. Susin
机构
[1] Universidade Federal do Rio Grande do Sul,Instituto de Informática
来源
关键词
on-line analog testing; DSP-based testing; analog test;
D O I
暂无
中图分类号
学科分类号
摘要
This work proposes the use of a simple 1-bit digitizer as an analog block observer, in order to enable the implementation of on-line test strategies for RF analog circuits in the System-on-Chip environment. The main advantages of using a simple digitizer for RF circuits are related to the increased observability of the RF signal path and minimum RF signal degradation, as neither reconfiguration of the signal path nor variable load for the analog RF circuit are introduced. As an additional advantage, the same digitizer can be used to implement BIST strategies, if required. The feasibility of using a 1-bit digitizer for the test of analog signals has already been presented in the literature for low frequency linear analog systems. This paper discusses the implementation of an on-line test strategy for analog RF circuits in the SoC environment, and presents new results for on-line RF testing. Moreover, we also provide detailed analysis regarding the overhead of the test strategy implementation. Experimental results illustrate the feasibility of the proposed technique.
引用
收藏
页码:417 / 427
页数:10
相关论文
共 50 条
  • [1] Low cost on-line testing strategy for RF circuits
    Negreiros, M
    Carro, L
    Susin, AA
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2005, 21 (04): : 417 - 427
  • [2] Low cost on-line testing of RF circuits
    Negreiros, M
    Carro, L
    Susin, AA
    [J]. 10TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2004, : 73 - 78
  • [3] Low Cost MIMO Testing for RF Integrated Circuits
    Acar, Erkan
    Ozev, Sule
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (09) : 1348 - 1356
  • [4] On-line testing of globally asynchronous circuits
    Shang, D
    Bystrov, A
    Yakovlev, A
    Koppad, D
    [J]. 11TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2005, : 135 - 140
  • [5] On-line BIST for testing analog circuits
    Velasco-Medina, J.
    Rayane, I.
    Nicolaidis, M.
    [J]. Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1999, : 330 - 332
  • [6] A RESOURCE APPROACH TO ON-LINE TESTING OF COMPUTING CIRCUITS
    Drozd, J.
    Drozd, A.
    Al-dhabi, M.
    [J]. PROCEEDINGS OF 2015 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2015,
  • [7] Recovery during concurrent on-line testing of identical circuits
    Pomeranz, I
    Reddy, SM
    [J]. DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 475 - 483
  • [8] On-line Testing for Differential Fault Attacks in Cryptographic Circuits
    Mukhopadhyay, Debdeep
    [J]. PROCEEDINGS OF THE 2013 IEEE 19TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2013, : 226 - 227
  • [9] ADOLT - An ADaptable On-Line Testing scheme for VLSI circuits
    Maamar, A
    Russell, G
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 770 - 771
  • [10] On-line testing field programmable analog array circuits
    Wang, HB
    Kulkarni, S
    Tragoudas, S
    [J]. INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 1340 - 1348