FPGA-based System for Real-Time Video Texture Analysis

被引:0
|
作者
Dimitris Maroulis
Dimitris K. Iakovidis
Dimitris Bariamis
机构
[1] University of Athens,Real Time Systems and Image Analysis Laboratory, Department of Informatics and Telecommunications
来源
关键词
Field programmable gate arrays; Parallel architectures; Pattern recognition; Video signal processing; Real-time system;
D O I
暂无
中图分类号
学科分类号
摘要
This paper describes a novel system for real-time video texture analysis. The system utilizes hardware to extract second-order statistical features from video frames. These features are based on the Gray Level Co-occurrence Matrix (GLCM) and describe the textural content of the video frames. They can be used in a variety of video analysis and pattern recognition applications, such as remote sensing, industrial and medical. The hardware is implemented on a Virtex-XCV2000E-6 FPGA programmed in VHDL. It is based on an architecture that exploits the symmetry and the sparseness of the GLCM and calculates the features using integer and fixed point arithmetic. Moreover, it integrates an efficient algorithm for fast and accurate logarithm approximation, required in feature calculations. The software handles the video frame transfers from/to the hardware and executes only complementary floating point operations. The performance of the proposed system was experimentally evaluated using standard test video clips. The system was implemented and tested and its performance reached 133 and 532 fps for the analysis of CIF and QCIF video frames respectively. Compared to the state of the art GLCM feature extraction systems, the proposed system provides more efficient use of the memory bandwidth and the FPGA resources, in addition to higher processing throughput, that results in real time operation. Furthermore, its fundamental units can be used in any hardware application that requires sparse matrix representation or accurate and efficient logarithm estimation.
引用
收藏
相关论文
共 50 条
  • [1] FPGA-based System for Real-Time Video Texture Analysis
    Maroulis, Dimitris
    Iakovidis, Dimitris K.
    Bariamis, Dimitris
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 53 (03): : 419 - 433
  • [2] FPGA-Based Smart Camera System for Real-Time Automated Video Surveillance
    Singh, Sanjay
    Saurav, Sumeet
    Saini, Ravi
    Mandal, Atanendu S.
    Chaudhury, Santanu
    [J]. VLSI DESIGN AND TEST, 2017, 711 : 533 - 544
  • [3] An FPGA-based real-time image processing system
    ZONG Dexiang
    HE Yonghui
    [J]. Baosteel Technical Research, 2013, 7 (04) : 8 - 10
  • [4] Real-time FPGA-based image rectification system
    Vancea, Cristian
    Nedevschi, Sergiu
    Negru, Mihai
    Mathe, Stefan
    [J]. VISAPP 2006: PROCEEDINGS OF THE FIRST INTERNATIONAL CONFERENCE ON COMPUTER VISION THEORY AND APPLICATIONS, VOL 1, 2006, : 93 - +
  • [5] FPGA-based Real-Time Citrus Classification System
    Aurelio Nuno-Maganda, Marco
    Hernandez-Mier, Yahir
    Torres-Huitzil, Cesar
    Jimenez-Arteaga, Josue
    [J]. 2014 IEEE 5TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2014,
  • [6] Development of a FPGA-Based Real-Time Simulation System
    Oliveira, Yago F.
    La-Gatta, Filipe A.
    Ferreira, Rodrigo A. F.
    Rodrigues, Marcio C. B. P.
    [J]. 2019 IEEE 15TH BRAZILIAN POWER ELECTRONICS CONFERENCE AND 5TH IEEE SOUTHERN POWER ELECTRONICS CONFERENCE (COBEP/SPEC), 2019,
  • [7] FPGA-based real-time remote monitoring system
    Mendoza-Jasso, J
    Ornelas-Vargas, G
    Castañeda-Miranda, R
    Ventura-Ramos, E
    Zepeda-Garrido, A
    Herrera-Ruiz, G
    [J]. COMPUTERS AND ELECTRONICS IN AGRICULTURE, 2005, 49 (02) : 272 - 285
  • [8] An FPGA-Based MPSoC for Real-Time ECG Analysis
    El Mimouni, El Hassan
    Karim, Mohammed
    Amarouch, Mohamed-Yassine
    [J]. PROCEEDINGS OF 2015 THIRD IEEE WORLD CONFERENCE ON COMPLEX SYSTEMS (WCCS), 2015,
  • [9] FPGA-Based Real-Time EMTP
    Chen, Yuan
    Dinavahi, Venkata
    [J]. IEEE TRANSACTIONS ON POWER DELIVERY, 2009, 24 (02) : 892 - 902
  • [10] FPGA-based architecture for real-time IP video and image compression
    Maroulis, D.
    Sgouros, N.
    Chaikalis, D.
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5579 - +