An integrated high-level hardware/software partitioning methodology

被引：0

作者：

M. B. Abdelhalim

S. E.-D. Habib

机构：

[1] Arab Academy of Science and Technology and Maritime Transport,College of Computing and Information Technology

[2] Cairo University,Electronics and Communications Department, Faculty of Engineering

来源：

Design Automation for Embedded Systems | 2011年 / 15卷

关键词：

Hardware/software partitioning; Particle swarm optimization; Control-data flow graphs; FPGAs; Hardware/software co-design; High-level design;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

Embedded systems are widely used in many sophisticated applications. To speed the time-to-market cycle, the hardware and software co-design has become one of the main methodologies in modern embedded systems. The most important challenge in the embedded system design is partitioning; i.e. deciding which modules of the system should be implemented in hardware and which ones in software. Finding an optimal partition is hard because of the large number and different characteristics of the modules that have to be considered.

引用

页码：19 / 50

页数：31

共 50 条

[1] An integrated high-level hardware/software partitioning methodology
Abdelhalim, M. B.
Habib, S. E-D.
DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2011, 15 (01) : 19 - 50
[2] Adaptation of partitioning and high-level synthesis in hardware/software co-synthesis
Henkel, Joerg
Ernst, Rolf
Holtmann, Ullrich
Benner, Thomas
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, : 96 - 100
[3] A Methodology for High-level Software Specification Construction
Ying, J. et al.
Software Engineering Notes, 20 (02):
[4] SOFTWARE TECHNIQUES IN ADA FOR HIGH-LEVEL HARDWARE DESCRIPTIONS
GHOSH, S
IEEE CIRCUITS & DEVICES, 1986, 2 (02): : 32 - 47
[5] An approach to automated hardware/software partitioning using a flexible granularity that is driven by high-level estimation techniques
Henkel, J
Ernst, R
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (02) : 273 - 289
[6] A complete specification and implementation methodology for high-level hardware transformations
Economakos, G
Drositis, I
Papakonstantinou, G
ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 520 - 523
[7] DSP CHIP TRIO LINKS HIGH-LEVEL HARDWARE AND SOFTWARE
CATES, JA
HALIM, S
LIN, L
ELECTRONIC DESIGN, 1986, 34 (25) : 119 - &
[8] High-level design of embedded hardware-software systems
Dolinsky, M
ADVANCES IN ENGINEERING SOFTWARE, 2000, 31 (03) : 197 - 201
[9] High-level design of embedded hardware-software systems
Dolinsky, MS
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1997, (05): : 63 - 70
[10] High-level test generation for hardware testing and software validation
Goloubeva, O
Reorda, MS
Violante, M
EIGHTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2003, : 143 - 148

← 1 2 3 4 5 →